

# NUC950ADN 32-bit ARM926EJ-S Based Microcontroller Product Data Sheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of ARM926-based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

Publication Release Date: Jun. 18, 2010



## Table of Contents

1.	GENE	RAL D	ESCRIPTION	5
2.	FEAT	JRES		7
3.	PIND	IAGRA	AM	13
4.	PIN A	SSIGN	IMENT	14
5.	PIND	ESCRI	PTION	20
	5.1		scription for Interface	
	5.2		Share Pin Description	
6.	FUNC		L BLOCK	
7.			L DESCRIPTION	
,.	7.1		26EJ-S CPU CORE	
	7.1		n Manager	
	7.2	7.2.1	Overview	
		7.2.2	System Memory Map	
		7.2.3	Address Bus Generation	
		7.2.4	AHB Bus Arbitration	36
		7.2.5	Power-On Setting	37
		7.2.6	System Booting	40
		7.2.7	System Global Control Registers Map	40
	7.3	Clock (	Controller	52
		7.3.1	Power management	52
		7.3.2	Clock Control Registers Map	54
	7.4	Extern	al Bus Interface	74
		7.4.1	Overview	74
		7.4.2	Functional Description	75
		7.4.3	EBI Register Mapping	
		7.4.4	EBI Register Details	81
	7.5	Ethern	et MAC Controller	96
		7.5.1	EMC Descriptors	97
		7.5.2	EMC Register Mapping	
		7.5.3	EMC Register Details	
		7.5.4	Operation Notes	
	7.6		Controller	
		7.6.1	Overview & Features	
		7.6.2	GDMA Non-Descriptor Functional Description	. 165

## nuvoTon

	7.6.3	GDMA Descriptor Functional Description	165
	7.6.4	GDMA Register Map	170
7.7	USB H	ost Controller (USBH)	189
	7.7.1	Register Mapping	190
	7.7.2	Register Details	192
7.8	USB 2.	0 Device Controller	254
	7.8.1	USB Device Register Group Summary	
	7.8.2	USB Device Control Registers Map	
	7.8.3	USB Device Control Registers	
	7.8.4	DMA Controller (DMAC)	
	7.8.5	DMA Controller Registers Map	
	7.8.6	DMAC Registers	307
7.9	Flash N	Memory Interface Controller (FMI)	313
	7.9.1	FMI Controller Registers Map	
	7.9.2	Register Details	315
7.10	LCD D	isplay Interface Controller (LCM)	377
	7.10.1	LCD Controller Function Description	378
	7.10.2	LCD Controller Register Map	379
	7.10.3	LCD Controller Register	381
7.11	Audio	Controller	438
	7.11.1	IIS Interface	438
	7.11.2	AC97 Interface	439
	7.11.3	Audio Controller Register Map	440
7.12	2-D G	raphic Engine	468
	7.12.1	2-D Graphic Engine Control Registers Map	469
	7.12.2	2-D Graphic Engine Control Registers	470
7.13	UART	Controller	499
	7.13.1	UART Feature Description	500
	7.13.2	UART Control Registers Map	501
7.14	TIMER	Controller	517
	7.14.1	General Timer Controller	517
	7.14.2	Watchdog Timer	518
	7.14.3	Timer Control Registers Map	519
7.15	Advan	ced Interrupt Controller	529
	7.15.1	AIC Registers Map	
7.16	Gener	al-Purpose Input/Output (GPIO)	549
	7.16.1	Overview	
	7.16.2	GPIO Multiplexed Functions Table	550

## nuvoTon

#### 32-BIT ARM926EJ-S BASED MCU GPIO Control Registers Map .......552 I2C Synchronous Serial Interface Controller......571 7.18.2 7.18.3 7.18.4 7.18.5 7.18.6 7.19 ELECTRICAL SPECIFICATIONS .......612 8. 8.1 8.2 8.2.1 8.2.2 8.2.3 8.3 AC Specifications 614 8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.3.6 8.3.7 8.3.8 8.3.9 8.3.10 8.3.11 8.3.12 8.3.13 9. PACKAGE SPECIFICATIONS.......627 10. REVISION HISTORY 628



#### 1. GENERAL DESCRIPTION


This chip is built around an outstanding CPU core: the 16/32 ARM926EJ-S RISC processor designed by Advanced RISC Machines, Ltd. The ARM926EJ-S core, offers 8K-byte I-cache and 8K-byte D-cache with MMU, is a low power, general-purpose integrated circuits. One 10/100 Mb MAC of Ethernet controller is built-in to reduce total system cost. A TFT type LCD controller and 2D graphics engine with various integrated on chip functions, this micro-controller is suitable for a high end, high performance and low cost related products as well as general purpose applications.

The following integrated on-chip functions are described in detail in this document.

	Main Function
CPU	• ARM926EJ-S
Platform	Programmable PLL System Clock Synthesizer
	AMBA Peripherals
	Timer, Watchdog Timer
	Advanced Interrupt Controller
	General DMA Controller
	External Bus Interface Controller
Networking	Ethernet MAC Controller
Display Interface	LCD Controller
Graphics	2D Graphic Engine
Audio Interface	2-Channel I2S Controller
	2-Channel AC97 Controller
USB Interface	USB 1.1/2.0 High/Full/Low Speed Host Controller
100	USB 2.0 High/Full Speed Device Controller
Storage Interface	NAND Flash Controller with ECC1/ECC4
	SD/SDIO/MMC Controller
	Memory Stick (MS) Controller
Peripheral & Misc.	• GPIO
	4-Channel PWM
	UART/HS-UART
	USI (SPI/uWire)



Main Function
I2C (Master) Controller
Keypad Scan Controller





#### 2. FEATURES

#### **Architecture**

- Efficient and powerful ARM926EJ-S core with fully 16/32-bit RISC architecture
- Little Endian mode supported
- 8K-byte I-cache and 8K-byte D-cache with MMU
- Cost-effective JTAG-based debug solution

#### Power management

- Programmable clock enable for individual peripherals
- IDLE mode to halt ARM Core and keep peripheral working
- Power-Down mode to stop all clocks included external crystal oscillator.
- Exit IDLE/Power-Down by interrupts

#### PΠ

- Supports two on-chip PLLs
- The external clock can be multiplied by on-chip PLL to provide high frequency system clock
- The input frequency range is 4-30MHz; 15MHz is preferred.
- Programmable clock frequency
- Wakeup by interrupt, USB device.

#### Advanced Interrupt Controller

- 31 interrupt sources, including 3 external interrupt sources
- Programmable normal or fast interrupt mode (IRQ, FIQ)
- Programmable as either edge-triggered or level-sensitive for 3 external interrupt sources
- Programmable as either low-active or high-active for 3 external interrupt sources
- Priority methodology is encoded to allow for interrupt daisy-chaining
- Automatically mask out the lower priority interrupt during interrupt nesting
- Automatically clear the interrupt flag when the interrupt source is programmed to be edge-triggered

#### **General DMA Controller**

2-channel General DMA for memory-to-memory data transfers without CPU intervention

Publication Release Date: Jun. 18, 2010



- Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
- 8-data burst mode

#### **External Bus Interface**

- 8/16/32-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
- Programmable access cycle (0-7 wait cycle)
- Four-word depth write buffer

#### **Ethernet MAC Controller**

- 100/10-Mbps operation
- DMA engine with burst mode
- MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
- Full compliance with IEEE standard 802.3
- RMII interface only
- Station Management Signaling
- On-Chip CAM (up to 16 destination addresses)
- Full-duplex mode with PAUSE feature
- Long/short packet modes

#### **LCD Controller**

- Support the 8/12/16/18-bit data interface to connect with 80/68 series MPU type LCM module
- Convert RGB-565, YUV-422 display data to RGB-444, RGB-565, RGB-666, YUV-422 color format for display output
- Support CCIR-656( with vsync / hsync / data enable sync signal ) 8/16-bit YUV data output format to connect with external TV encoder
- Support 8/16 bpp OSD data with image overlay function to facilitate the diverse graphic UI.
- Support linear 1X 8X image scaling up function.
- Support Picture-In-Picture display function
- Support hardware cursor.

#### 2-D Graphics Engine

- Color depth 8-bit/16-bit/32-bit in RGB domain or RGB332/RGB565/RGB888 are supported
- Contains 2D Bit Block Transfer (BitBLT) functions as defined in Microsoft GDI. It includes HostBLT, Pattern BLT, Color/Font Expanding BLT, Transparent BLT, Tile BLT, Block Move BLT, Copy File BLT, Color/Font Expansion, and Rectangle Fill, etc.

Publication Release Date: Jun. 18, 2010



- Supports fore/background colors and all Microsoft 256 ternary raster-operation codes (ROP)
- Clipping window can be defined as inside or outside clipping
- Implements the alpha-blending function for source/destination picture overlaying
- Fast Bresenham line drawing algorithm is used to draw solid/textured lines
- Supports rectangular border or frame drawing
- Supports picture re-sizing by  $1/255 \sim 254/255$  down-scaling and  $1 \sim 1.996$  up-scaling (1+254/255).
- Supports object rotations in different degrees, that is L45/L90/R45/R90/M180/F180/X180, where
  - L45/L90 means rotate left 45/90 degrees,
  - R45/R90 means rotate right 45/90 degrees,
  - M180 means mirror (flop),
  - means up-side-down (flip) and X180 for rotations by 180 degrees F180

#### 2-Channel AC97/12S Controller

- Support I2S interface.
- Support AC97 interface.
- Built-in an 8x32 bits internal buffer.
- Support DMA function for data transfer between internal buffer and system memory.
- Support 16-bit I2S and MSB-justified format.

#### **USB Host Controller with transceiver**

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible.
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices.
- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Built-in DMA for real-time data transfer.
- Support two ports (one port transceiver is shared with USB Device Controller)

#### **USB Device Controller with transceiver**

- Compliant with USB version 2.0 specification.
- Software control for device remote-wakeup.
- Supports 6 configurable IN/OUT endpoints in addition to Control Endpoint. Each of these endpoints can be configures as IN or OUT with Isochronous, Bulk or Interrupt transfer.
- Three different modes of operation of an in-endpoint (Auto validation mode, manual validation mode, Fly mode.

9

Publication Release Date: Jun. 18, 2010



Supports Endpoint Maximum Packet Size up to 1024 bytes.

#### Flash Memory Interface (FMI)

- Directly connect to Secure Digital (SD, MMC and SDIO) flash memory card, Memory Stick (Memory stick PRO) and NAND type flash memory.
- Supports DMA function to accelerate the data transfer between the internal buffer, external SDRAM, and flash memory card.
- Two 512 bytes internal buffers are embedded inside

#### 12C Master

- Compatible with I<sup>2</sup>C standard, support master mode only
- Multi Master Operation
- Clock stretching and wait state generation
- Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
- Software programmable acknowledge bit
- Arbitration lost interrupt, with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus busy detection
- Supports 7 bit addressing mode
- Software mode I<sup>2</sup>C

#### Universal Serial Interface (USI)

- Support MICROWIRE/SPI master mode
- Support full/half duplex synchronous serial data transfer
- Variable length of transfer word up to 32 bits
- Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
- MSB or LSB first data transfer
- Receive and Transmit on both rising or falling edge of serial clock independently

#### **UART**

- Three UART (serial I/O) blocks with interrupt-based operation
- Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
- Programmable baud rates
- 1,1½ or 2 stop bits

Publication Release Date: Jun. 18, 2010



- Odd or even parity
- Break generation and detection
- Parity, overrun and framing error detection
- X16 clock mode
- Support for IrDA and two debug ports

#### **Timers**

- Five programmable 24-bit timers with 8-bit pre-scalar
- One programmable 20-bit Watchdog timer
- One-short mode, period mode or toggle mode operation

#### 4-Channel PWM

- Four 16-bit timers
- Two 8-bit pre-scalars & Two 4-bit divider
- Programmable duty control of output waveform (PWM)
- Auto reload mode or one-shot pulse mode
- Dead-zone generator

#### **Keypad Scan Interface**

- Scan up to 16x8 with an external 4 to 16 decoder; or 4x8 array without auxiliary component
- Programmable de-bounce time
- One or two keys scan with interrupt and three keys reset function.
- Support low power wakeup function

#### Programmable I/Os

- Pins individually configurable to input, output or I/O mode for dedicated signals
- I/O ports are Programmable and Configurable for Multiple functions

### **Operation Voltage Range**

- VDD18 for IO Buffer: 1.8V+/-10%
- VDD33 for Core Logic: 3.3V+/-10%
- USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1 for USB: 3.3V+/-5%
- PLLVDD18 for PLL: 1.8V+/-10%

Publication Release Date: Jun. 18, 2010



## **Operation Temperature Range**

• -40°C∼+85°C

#### **Operating Frequency**

• Up to 200 MHz for ARM926EJ-S CPU

## Package Type

• 216-Pin LQFP, Pb free

Publication Release Date: Jun. 18, 2010



# 3. PIN DIAGRAM NUC950ADN Pin Diagram





#### 4. PIN ASSIGNMENT

**Table 4.1 NUC950ADN Pins Assignment** 

	TOOLS TO S
Pad Name	NUC950ADN
Clock & Reset	( 5 pins )
EXTAL15M	102
XTAL15M	103
EXTAL48MO	209
XTAL48MO	208
nRESET	1
TAP Interface	( 5 pins )
TMS	10
TDI	11
TDO	12
тск	13
nTRST	14
External Bus Interface	( 71 pins )
MA [21:0]	60-48,46-38
MD [31:0]	100-98,95-88,86,84-78,75-63
nWBE [3:0] /	32-29
SDQM [3:0]	
nSCS [1:0]	23-22
nSRAS	35
nSCAS	36
MCKE	33
nSWE	34
MCLK	25
nWAIT	16
nBTCS	21
nECS [2:0]	20-18
nOE	17

Publication Release Date: Jun. 18, 2010



Pad Name	NUC950ADN
Ethernet Interface	( 10 pins )
PHY_MDC /	172
GPIOF[0]	
PHY_MDIO /	173
GPIOF[1]	165 12
PHY_TXD [1:0] /	175-174
GPIOF[3:2]	40- W.
PHY_TXEN /	176
GPIOF[4]	
PHY_REFCLK /	177
GPIOF[5]	
PHY_RXD [1:0] /	179-178
GPIOF[7:6]	(2) 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
PHY_CRSDV /	180
GPIOF[8]	15
PHY_RXERR /	181
GPIOF[9]	
AC97/I2S/PWM	( 5 pins )
AC97_nRESET /	184
12S_SYSCLK /	
-/	
GPIOG[12]	
AC97_DATAI /	185
I2S_DATAI /	
PWM [0] /	
GPIOG[13]	
AC97_DATAO /	186
12S_DATAO /	
PWM [1] /	
GPIOG[14]	
AC97_SYNC /	187
12S_WS /	
PWM [2] /	
GPIOG[15]	
AC97_BITCLK /	188
I2S_BITCLK /	
PWM [3] /	
GPIOG[16]	



USB Interface	( 10 pins )
DP0	215
DNO	214
REXTO	212
UPWRO	195
ovi	196
HDS	198
DP1	206
DN1	205
REXT1	203
UPWR1	200
Pad Name	NUC950ADN
I2C/USI(SPI/MW)	( 4 pins )
SCL0 /	3
SFRM /	
GPIOG[0]	
SDA0 /	4
SSPTXD /	
GPIOG[1]	
SCL1 /	5
SCLK /	
GPIOG[2]	
SDA1 /	6
SSPRXD /	
GPIOG[3]	
Pad Name	NUC950ADN
UART	( 6 pins )
TXD0 /	189
GPIOE[0]	
RXD0 /	190
GPIOE[1]	
TXD1(B) /	191
GPIOE[2]	
RXD1(B) /	192
GPIOE[3]	
TXD2(IrDA) /	193
GPIOE[6]	
RXD2(IrDA) /	194
GPIOE[7]	

Publication Release Date: Jun. 18, 2010 Revision: A4



Pad Name		NUC950ADN
SDIO(SD)/		( 8 pins )
Memory Stick		
SD_CMD /	156	Y() "W
MS_BS /		
GPIOD[0]		
SD_CLK /	157	(M. (A)
MS_CLK /		
GPIOD[1]		
SD_DATO /	158	20 (2)
MS_DATO /		
GPIOD[2]		
SD_DAT1 /	159	20 (O)
MS_DAT1 /		
GPIOD[3]		
SD_DAT2 /	160	75
MS_DAT2 /		
GPIOD[4]		
SD_DAT3 /	161	
MS_DAT3 /		
GPIOD[5]		
SD_CDn /	163	
MS_CDn /		
GPIOD[6]		
SD_nPWR /	164	
MS_nPWR /		
GPIOD[8]		
Pad Name		NUC950ADN
NAND Flash(SM)/KPI		( 15pins )
SM_CSOn /	142	
KPI_ROW[0] /		
GPIOC[0]		
SM_ALE /	140	
KPI_ROW[1]		
GPIOC[1]		
SM_CLE /	141	
KPI_ROW[2]	(3)	
GPIOC[2]	100	




-	The state of the s
SM_WEn /	143
KPI_ROW[3]	
GPIOC[3]	
SM_REn /	144
GPIOC[4]	X X X
SM_WPn /	145
GPIOC[5]	
SM_RBn /	146
GPIOC[6]	50 On
SM_D[7:0] /	154-147
KPI_COL[7:0] /	
GPIOC[14:7]	
Pad Name	NUC950ADN
LCD	( 23 pins )
VD [17:0]	130-122,120,118-117,114-109
HSYNC	131
VSYNC	139
VDEN	132
VDEN VICLK	132 133
VICLK	133
VICLK	133 137
VICLK VOCLK Pad Name	133 137 NUC950ADN
VICLK VOCLK Pad Name Miscellaneous	133 137  NUC950ADN  ( 6 pins )
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] /	133 137  NUC950ADN  ( 6 pins )
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0]	133 137  NUC950ADN  ( 6 pins )  169-167
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG /	133 137  NUC950ADN  ( 6 pins )  169-167
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG / GPIOI[16]	133 137  NUC950ADN  ( 6 pins )  169-167
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG / GPIOI[16] GPIOE13	133 137  NUC950ADN  ( 6 pins )  169-167  2  165
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG / GPIOI[16] GPIOE13 TEST	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166
VICLK VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166  (48 pins)
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG / GPIOI[16] GPIOE13 TEST Power/Ground VDD18	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197
VICLK VOCLK Pad Name Miscellaneous nIRQ [2:0] / GPIOH[2:0] nWDOG / GPIOI[16] GPIOE13 TEST Power/Ground VDD18 VDD33	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197 15,26,47,62,87,101,119,136,162,182
VICLK  VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground  VDD18  VDD33  VSS	133 137  NUC950ADN  (6 pins)  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197  15,26,47,62,87,101,119,136,162,182  7,8,24,28,37,61,77,85,97,104,116,121,134,138,155,171,183,199
VICLK  VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground  VDD18  VDD33  VSS  USBVDDC0 (3.3V)	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197  15,26,47,62,87,101,119,136,162,182  7,8,24,28,37,61,77,85,97,104,116,121,134,138,155,171,183,199 211
VICLK  VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground  VDD18  VDD18  VDD33  VSS  USBVDDC0 (3.3V)  USBVSSC0	133 137  NUC950ADN  ( 6 pins )  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197  15,26,47,62,87,101,119,136,162,182  7,8,24,28,37,61,77,85,97,104,116,121,134,138,155,171,183,199 211 210
VICLK  VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground  VDD18  VDD33  VSS  USBVDDC0 (3.3V)  USBVSCO  USBVDDT0 (3.3V)	133 137  NUC950ADN  (6 pins)  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197 15,26,47,62,87,101,119,136,162,182 7,8,24,28,37,61,77,85,97,104,116,121,134,138,155,171,183,199 211 210 216
VICLK  VOCLK  Pad Name  Miscellaneous  nIRQ [2:0] / GPIOH[2:0]  nWDOG / GPIOI[16]  GPIOE13  TEST  Power/Ground  VDD18  VDD18  VDD33  VSS  USBVDDC0 (3.3V)  USBVSSC0  USBVSST0	133 137  NUC950ADN  (6 pins)  169-167  2  165 166  (48 pins)  9,27,76,96,115,135,170,197 15,26,47,62,87,101,119,136,162,182 7,8,24,28,37,61,77,85,97,104,116,121,134,138,155,171,183,199 211 210 216 213

Publication Release Date: Jun. 18, 2010



USBVSST1	204
PLLVDD18	108,105
PLLVSS	107,106





#### 5. PIN DESCRIPTION

## 5.1 Pin Description for Interface

Pin Name	10 Туре	Description	
Clock & Reset (5)			
EXTAL15M I		15MHz External Clock / Crystal Input for PLL	
XTAL15M O		15MHz Crystal Output	
EXTAL48MO O		48MHz Crystal Output for USB2.0 PHY	
XTAL48MO I		48MHz Crystal Input for USB2.0 PHY	
nRESET	I	System Reset (Low active)	
TAP Interface (5)			
тск	ID	JTAG Test Clock, internal pull-down	
TMS	IU	JTAG Test Mode Select, internal pull-up	
TDI	IU	JTAG Test Data in, internal pull-up	
TDO	0	JTAG Test Data out	
nTRST	IU	JTAG Reset, active-low, internal pull-up	
External Bus Interfac	ce (72)		
MA [21:0]	0	Address Bus of external memory and IO devices.	
		(MA[21:13] are set to input mode when nRESET low active)	
MD [31:0]	10 (D)	Data Bus of external memory and IO device	
		(Pull-down are programmable)	
nWBE [3:0] /	0	Write Byte Enable for specific device (nECS [2:0]).	
SDQM [3:0]		Data Bus Mask signal for SDRAM (nSCS [1:0]), (Low active)	
nSCS [1:0]	0	SDRAM chip select for two external banks, (Low active)	
nSRAS	0	Row Address Strobe for SDRAM, (Low active)	
nSCAS	0	Column Address Strobe for SDRAM, (Low active)	
nSWE	0	SDRAM Write Enable, (Low active)	
MCKE	0	SDRAM Clock Enable	
MCLK	0	System Master Clock Out, SDRAM clock	
nWAIT	D IU	External Wait, (Low active), internal pull-up	
nBTCS	0	ROM/Flash Chip Select, (Low active)	
nECS [2:0]	0	External I/O Chip Select, (Low active)	
nOE	0	ROM/Flash, External Memory Output Enable, (Low active)	
Ethernet RMII Interf	ace (10)		
PHY_MDC	O(IS)	RMII Management Data Clock	

20

Publication Release Date: Jun. 18, 2010



Pin Name	10 Туре	Description
PHY_MDIO	IO(D)	RMII Management Data I/O
		(Pull-down is programmable)
PHY_TXD [1:0] O(I		RMII Transmit Data bus
		(Pull-up are programmable)
PHY_TXEN	O(ID)	RMII Transmit Enable
		(Pull-down is programmable)
PHY_REFCLK	O(ID)	RMII Reference Clock.
		(Pull-down is programmable)
PHY_RXD [1:0]	I (OU)	RMII Receive Data bus
		(Pull-up are programmable)
PHY_CRSDV	I (OD)	RMII Carrier Sense / Receive Data Valid
		(Pull-down is programmable)
PHY_RXERR	I (OD)	RMII Receive Data Error
		(Pull-down is programmable)
AC97/I2S/PWM (5)		
AC97_nRESET /	O(ID)	AC97 Controller RESET Output.
12S_SYSCLK		I 2S Controller System Clock Output.
		(Pull-down is programmable)
AC97_DATAI /	10(D)	AC97 Controller Data Input.
12S_DATAI /		I2S Controller Data Input.
PWM [0]		PWM Channel 0 Output.
		(Pull-down is programmable)
AC97_DATAO /	O(ID)	AC97 Controller Data Output.
12S_DATAO /		I 2S Controller Data Output.
PWM [1]		PWM Channel 1 Output.
		(Pull-down is programmable)
AC97_SYNC /	10(D)	AC97 Controller Synchronous Pulse Output.
12S_WS /		I 2S Controller Word Select.
PWM [2]		PWM Channel 2 Output.
100.3	12	(Pull-down is programmable)
AC97_BITCLK /	IOSD	AC97 Controller Bit Clock Input.
I2S_BITCLK / PWM [3]	200	I 2S Controller Bit Clock.
I WIN [3]	0	PWM Channel 3 Output.
	10,0	(Pull-down with Schmitt trigger input )
USB Interface (10)		
DP0	10	Differential Positive USB Port0 IO signal
DNO	10	Differential Negative USB Port0 IO signal
REXTO	Α	External Resister Connect for Port0

Publication Release Date: Jun. 18, 2010 Revision: A4



Pin Name	IO Type	Description
DP1	10	Differential Positive USB Port1 IO signal
DN1	10	Differential Negative USB Port1 IO signal
REXT1	Α	External Resister Connect for Port1
UPWR1	0	USB Port1 Power Control signal
OVI	ı	USB Over Current Detection signal
HDS	ı	USB PHY 0 Device/Host Mode Select Control signal
UPWRO	0	USB Port0 Power Control signal
		This pin is always driven to Low when USB Port0 is at Device mode (the HDS pin at high state)
I2C/USI(SPI/MW) I	nterface (4)	)
SCL0 /	IOS	I 2C Serial Clock Line 0.
SFRM		USI Serial Frame.
		(Input with Schmitt trigger)
SDA0 /	IOS	I 2C Serial Data Line 0.
SSPTXD		USI Serial Transmit Data.
		(Input with Schmitt trigger)
SCL1 /	IOS	I 2C Serial Clock Line 1.
SCLK		USI Serial Clock.
		(Input with Schmitt trigger)
SDA1 /	IOS	I 2C Serial Data Line 1.
SSPRXD		USI Serial Receive Data.
		(Input with Schmitt trigger)
UARTO/UART1/UAR	T2 Interface	e (6)
TXD0	10(D)	UARTO Transmit Data.
		(Pull-down is programmable)
RXD0	IO(D)	UARTO Receive Data.
		(Pull-down is programmable)
TXD1	IO(D)	UART1 Transmit Data
	8	(Pull-down is programmable)
RXD1	10(D)	UART1 Receive Data
		(Pull-down is programmable)
TXD2(IrDA)	IO(D)	UART2 Transmit Data supporting SIR IrDA.
	6	(Pull-down is programmable)
RXD2(IrDA)	10(D)	UART2 Receive Data supporting SIR IrDA.
	CANA	(Pull-down is programmable)

Publication Release Date: Jun. 18, 2010



Pin Name	10 Туре	Description
SDO_CMD /	10(U)	SD/SDIO Mode - Command/Response (SPI Mode - Data In)
MSO_BS		Memory Stick Mode – Bus State.
		(Pull-up is programmable)
SDO_CLK /	10(U)	SD/SDIO Mode - Clock; (SPI Mode - Clock)
MSO_CLK		Memory Stick Mode - Clock
		(Pull-up is programmable)
SDO_DATO /	10(U)	SD/SDIO Mode – Data Line Bit 0;
MSO_DATO		Memory Stick Mode - Data Line Bit 0;
		(Pull-up is programmable)
SDO_DAT1 /	10(U)	SD/SDIO Mode – Data Line Bit 1;
MSO_DAT1		Memory Stick Mode – Data Line Bit 1;
		(Pull-up is programmable)
SD0_DAT2 /	10(U)	SD/SDIO Mode – Data Line Bit 2;
MSO_DAT2		Memory Stick Mode - Data Line Bit 2;
		(Pull-up is programmable)
SDO_DAT3 /	10(U)	SD/SDIO Mode – Data Line Bit 3;
MSO_DAT3		Memory Stick Mode - Data Line Bit 3;
		(Pull-up is programmable)
SD0_CDn /	10(U)	SD/SDIO Mode - Card Detect.
MS0_CDn		Memory Stick Mode – Card Detect.
		(Pull-up is programmable)
SD_nPWR	10(U)	SD/SDIO Power FET Control Signal Output.
de		(Pull-up is programmable)
NAND Flash Interfac	ce (15)	
SM_CS0n	O(IU)	NAND Flash Chip Select #0
		(Pull-up is programmable)
SM_ALE	O(IU)	NAND Flash Address Latch Enable
YOU THE		(Pull-up is programmable)
SM_CLE	O(IU)	NAND Flash Command Latch Enable
100	12	(Pull-up is programmable)
SM_WEn	O(IU)	NAND Flash Write Enable (Low active)
	0 40	(Pull-up is programmable)
SM_REn	O(IU)	NAND Flash Read Enable (Low active)
	0/0	(Pull-up is programmable)
SM_WPn	O(IU)	NAND Flash Write Protect (Low active)
	4(6	(Pull-up is programmable)
SM_RBn	I (OU)	NAND Flash Busy (Low active)
		(Pull-up is programmable)

23



Pin Name	10 Туре	Description
SM_D[7:0]	10(U)	NAND Flash Data Bus
		(Pull-up is programmable)
Keypad Interface (KF	PI) (12)	
KPI_COL[7:0]	I	Keypad Column Scan Input Bus
		This bus is shared with NAND Flash Interface, which is programmable setting.
KPI_ROW[3:0]	0	Keypad Row Scan Output Bus
		This bus is shared with NAND Flash Interface, which is programmable setting.
LCD Interface (23)	-	
VD [17:0]	O(IU)	LCD Pixel Data Output.
		(Pull-up is programmable)
HSYNC	0	Horizontal Sync or Line Sync.
VSYNC	0	Vertical Sync or Frame Sync.
VDEN	0	Data Enable or Display Control Signal.
VOCLK	0	Pixel Clock Output.
VICLK	IU	Pixel Clock Input.
Miscellaneous(6)		
nIRQ[2:0]	I (OU)	External Interrupt Request
		(Pull-up is programmable)
nWDOG	0	Watchdog Timer Timeout Flag (Low active)
GPIOE13	10(U)	Bit 13 of the GPIOE port
TEST	ı	Test Mode
		This pin has to pull low in normal operation.
Power/Ground		
VDD18	Р	Core Logic power (1.8V)
VDD33	Р	IO Buffer power (3.3V)
VSS	G	IO Buffer and Core ground (OV)
USBVDDCO	Р	USB Port0 PHY power (3.3V)
USBVSSC0	G	USB Port0 PHY ground (0V)
USBVDDT0	P	USB Port0 PHY Transceiver power (3.3V)
USBVSST0	G	USB Port0 PHY Transceiver ground (0V)
USBVDDC1	P	USB Port1 PHY power (3.3V)
USBVSSC1	G	USB Port1 PHY ground (0V)
USBVDDT1	P	USB Port1 PHY Transceiver power (3.3V)
USBVSST1	G	USB Port1 PHY Transceiver ground (0V)
PLLVDD18	Р	PLL power (1.8V)
PLLVSS18	G	PLL ground (0V)

Publication Release Date: Jun. 18, 2010 Revision: A4



## 5.2 GPIO Share Pin Description

In this chip, there are GPIOC~GPIOH groups for general IO control. All of GPIO pins are shared with the other interface and define as the following

GPIO Group	Shared pin function
GPIOC (15 pins)	NAND Flash Interface /
	КРІ
GPIOC[0]	SM_CSOn /
	KPI_ROW[0]
GPIOC[1]	SM_ALE /
	KPI_ROW[1]
GPIOC[2]	SM_CLE /
	KPI_ROW[2]
GPIOC[3]	SM_WEn /
	KPI_ROW[3]
GPIOC[4]	SM_REn
GPIOC[5]	SM_WPn
GPIOC[6]	SM_RBn
GPIOC[7]	SM_D[0] /
	KPI_COL[0]
GPIOC[8]	SM_D[1] /
	KPI_COL[1]
GPIOC[9]	SM_D[2] /
	KPI_COL[2]
GPIOC[10]	SM_D[3] /
.30	KPI_COL[3]
GPIOC[11]	SM_D[4] /
2. " (6	KPI_COL[4]
GPI OC[12]	SM_D[5] /
	KPI_COL[5]
GPIOC[13]	SM_D[6] /
50 Or	KPI_COL[6]
GPIOC[14]	SM_D[7] /
(0) (0)	KPI_COL[7]

GPIOD (8 pins)	SD(SDIO) /
	Memory Stick Interface



SD_CMD /
MS_BS
SD_CLK /
MS_CLK
SD_DATO /
MS_DATO
SD_DAT1 /
MS_DAT1
SD_DAT2 /
MS_DAT2
SD_DAT3 /
MS_DAT3
SD_CDn /
MS_CDn
SD_nPWR /
MS_nPWR

GPIOE (7 pins)	UART Interface
GPIOE[0]	TXD0
GPIOE[1]	RXD0
GPIOE[2]	TXD1
GPIOE[3]	RXD1
GPIOE[6]	TXD2(IrDA)
GPIOE[7]	RXD2(IrDA)
GPIOE[13]	GPIOE13

GPIOF (10 pins)	RMII Interface
GPIOF [0]	PHY_MDC
GPIOF [1]	PHY_MDIO
GPIOF [3:2]	PHY_TXD [1:0]
GPIOF [4]	PHY_TXEN
GPIOF [5]	PHY_REFCLK
GPIOF [7:6]	PHY_RXD [1:0]
GPIOF [8]	PHY_CRSDV
GPIOF [9]	PHY_RXERR




GPIOG (9 pins)	I2C/USI
	XDMA,
	AC97/I2S/PWM Interface
GPIOG[0]	SCLO /
	SFRM
GPIOG[1]	SDA0 /
	SSPTXD
GPIOG[2]	SCL1 /
	SCLK
GPIOG[3]	SDA1 /
	SSPRXD
GPIOG[12]	AC97_nRESET
	12S_SYSCLK
GPIOG[13]	AC97_DATAI /
	12S_DATAI /
	PWM [0]
GPIOG[14]	AC97_DATAO /
	I2S_DATAO /
	PWM [1]
GPIOG[15]	AC97_SYNC /
	12S_WS /
	PWM [2]
GPIOG[16]	AC97_BITCLK /
	I2S_BITCLK /
	PWM [3]

GPIOH (3 pins)	nIRQ Interface
GPIOH[2:0]	nIRQ[2:0]



#### 6. FUNCTIONAL BLOCK



28



#### 7. FUNCTIONAL DESCRIPTION

#### 7.1 ARM926EJ-S CPU CORE

The ARM926EJ-S CPU core is a member of the ARM9 family of general-purpose microprocessors. The ARM926EJ-S CPU core supports the 32-bit ARM and 16-bit Thumb instruction sets, enabling the user to tradeoff between high performance and high code density. The ARM926EJ-S processor has a Harvard cached architecture with MMU and provides a complete high-performance processor subsystem.

#### 7.2 System Manager

#### 7.2.1 Overview

The System Manager has the following functions.

- System memory map
- The width of external memory address
- Data bus connection with external memory
- Product identifier register
- Bus arbitration
- PLL module
- Clock select register
- Power-On setting

#### 7.2.2 System Memory Map

This chip provides 2G bytes memory space (0x0000\_0000~0x7FFF\_FFFF) for the SDRAM, RAM, ROM and IO Devices, 192M bytes space (0xB000\_0000~0xBBFF\_FFFF) for On-Chip Peripherals and the other memory spaces are reserved.

The size and location of each SDRAM memory bank is determined by the register settings for "current bank base address pointer" and "current bank size" (SDCONF0 and SDCONF1). Please note that when setting the bank control registers, the address boundaries of consecutive banks must not be overlapped.


Publication Release Date: Jun. 18, 2010



Except On-Chip Peripherals, the start address of each memory bank is not fixed. You can use bank control registers to assign a specific bank start address by setting the bank's base pointer (13 bits). The address resolution is 256K bytes. The bank's start address is defined as "base pointer << 18", and the bank's size is "current bank size". (EXTOCON ~ EXT2CON)

The CPU booting start address is fixed at address 0x0000\_0000 after reset or power-on. In the event of an access request to an address outside any programmed bank size, an abort signal is generated. The maximum accessible memory size of each external IO bank is 4MB@8bit (8MB@16bit and 16MB@32bit), and 128M bytes on SDRAM banks.

Publication Release Date: Jun. 18, 2010



Publication Release Date: Jun. 18, 2010



Address Space	Token	Modules
0x0000_0000 - 0x7FFF_FFFF		EBI (SDRAM, ROM, RAM, IO) Memory Space
0x8000_0000 - 0xAFFF_FFFF		Reserved Shadow of EBI Memory Space(0x0000_0000~0x2FFF_FFFF)
0xB000_0000 - 0xB000_01FF	GCR_BA	System Global Control Registers
0xB000_0200 - 0xB000_02FF	CLK_BA	Clock Control Registers
0xB000_1000 - 0xB000_1FFF	EBI_BA	EBI Control Registers
0xB000_3000 - 0xB000_3FFF	EMC_BA	Ethernet MAC Control Registers
0xB000_4000 - 0xB000_4FFF	GDMA_BA	GDMA Control Registers
0xB000_5000 - 0xB000_5FFF	USBH_BA	EHCI USB Host Control Registers
0xB000_6000 - 0xB000_6FFF	USBD_BA	USB Device Control Registers
0xB000_7000 - 0xB000_7FFF	USBO_BA	OHCI USB Host Control Registers
0xB000_8000 - 0xB000_8FFF	LCM_BA	Display, LCM Interface Control Registers
0xB000_9000 - 0xB000_9FFF	ACTL_BA	Audio Interface Control Registers
0xB000_A000 - 0xB000_AFFF		Reserved
0xB000_B000 - 0xB000_BFFF	GE_BA	2D Graphic Engine Control Register



Address Space	Token	Modules
0xB000_C000 - 0xB000_CFFF	DMAC_BA	DMA Controller Registers
0xB000_D000 - 0xB000_DFFF	FMI_BA	Flash Memory Interface Control Registers



Address Space	Token	Modules	
0xB800_0000 - 0xB800_00FF	UARTO_BA	UART 0 Control Registers	
0xB800_0100 - 0xB800_01FF	UART1_BA	UART 1 Control Registers	
0xB800_0200 - 0xB800_02FF	UART2_BA	UART 2 Control Registers (Tx,Rx for IrDA)	
0xB800_0300 - 0xB800_03FF		Reserved	
0xB800_0400 - 0xB800_04FF		Reserved	
0xB800_1000 - 0xB800_1FFF	TMR_BA	Timer Control Registers	
0xB800_2000 - 0xB800_2FFF	AIC_BA	Interrupt Controller Registers	
0xB800_3000 - 0xB800_3FFF	GPIO_BA	GPIO Control Registers	
0xB800_4000 - 0xB800_4FFF		Reserved	
0xB800_5000 - 0xB800_5FFF		Reserved	
0xB800_6000 - 0xB800_60FF	I2CO_BA	I 2C 0 Control Register	
OxB800_6100 - OxB800_61FF	I2C1_BA	I 2C 1 Control Register	
OxB800_6200 - OxB800_62FF	USI_BA	Universal Serial Interface Register (USI)	
0xB800_7000 - 0xB800_7FFF	PWM_BA	Pulse Width Modulation(PWM) Control Registers	
0xB800_8000 - 0xB800_8FFF	KPI_BA	Keypad Interface Control Registers	



Address Space	Token	Modules
0xB800_9000 - 0xB800_9FFF		Reserved
0xB800_A000 - 0xB800_AFFF		Reserved



#### 7.2.3 Address Bus Generation

The address bus generation is depended on the required data bus width **(DBWD)** and address bus alignment control bit **(ADRS)** of each IO bank.

#### Address Bus Generation Guidelines (When ADRS bit = 0)

Data Bus Width	External Address Pins MA [21:0]	Maximum Accessible Memory Size
8-bit	MA21 - MA0 (Internal)	4M bytes
16-bit	MA22 – MA1 (Internal)	8M bytes (4M half-words)
32-bit	MA23 – MA2 (Internal)	16M bytes (4M words)

#### Address Bus Generation Guidelines (When ADRS bit = 1)

Data Bus Width	External Address Pins MA [21:0]	Maximum Accessible Memory Size
8-bit	MA21 – MA0 (Internal)	4M bytes
16-bit	MA21 – MA0 (Internal)	4M bytes, MA[0] ignored (2M half-words)
32-bit	MA21 – MA0 (Internal)	4M bytes, MA[1:0] ignored (1M words)

#### **AHB Bus Arbitration**

The system bus is AHB-compliant and supports modules with standard AHB master or slave interfaces. The AHB arbiter has two priority-decision modes, i.e., the fixed priority mode and the rotate priority mode. In the rotate priority mode, there are three types for AHB-Master bus. The selection of modes and types is determined on the **PRTMOD0** and **PRTMOD1**bits in the Arbitration Control Register. **PRTMOD0** is used to control the fixed priority of AHB1 (CPU AHB-Lite) Bus and **PRTMOD1** is used to control the fixed priority of AHB2 Master Bus.

#### 7.2.4.1 Fixed Priority Mode

Fixed priority mode is selected if PRTMODx = 0. The order of priorities on the AHB mastership among the on-chip master modules is fixed. If two or more master modules request to AHB at the same time, the mastership is always granted to the module with the highest priority.

Publication Release Date: Jun. 18, 2010



**AHB Bus Priority Order in Fixed Priority Mode** 

Priority Sequence		
1 (Lowest)	ARM CPU Instruction	AHB Bridge
2	ARM CPU Data	2-D Graphic
3	GDMAO	38 ^ L
4	GDMA1	SDIO(FMI)
5		USB Device
6	USB Host	
7		EMC Controller
8		LCD Controller
9 (Highest)		Audio Controller (AC97 & I2S)

The ARM core normally has the lowest priority under the fixed priority mode; however, this chip provides a mechanism to raise the priority to the highest. If the IPEN bit (bit-1 of Arbitration Control Register) is set to 1, the IPACT bit (bit-2 of Arbitration Control Register) will be automatically set to 1 while an unmasked external interrupt occurs. Under this circumstance, the ARM core gains the highest AHB priority.

The programmer can recover the original priority order by directly writing "0" to clear the **IPACT** bit. For example, this can be done that at the end of an interrupt service routine. Note that **IPACT** only can be automatically set to 1 by an external interrupt when **IPEN** = 1. It will not take effect if a programmer to directly write 1 to **IPACT** to raise ARM core's AHB priority.

### 7.2.4.2 Rotate Priority Mode

Rotate priority mode is selected if PRTMODx = 1. The AHB arbiter uses a round robin arbitration scheme by which every master module can gain the bus ownership in turn.

For AHB2 DMA Master Bus, the Audio and LCD Display, have the higher priority in the rotate type.

#### **Power-On Setting**

After power on reset, Power-On setting registers are latched from EBI Address pins (MA [21:13]) to configure this chip.

Publication Release Date: Jun. 18, 2010



Power-On Setting	Pin
Booting Device Select	MA [21:20]
Internal System Clock Select	MA17
GPIO Pin Configuration Select	MA [15:14]
USB PHY0 Mode Select	HDS

### MA [21:20] : Booting Device Select

MA[21	1:20]	Booting Device
Pull-down	Pull-down	SPI Flash ROM
Pull-down	Pull-up	NAND-type Flash ROM
Pull-up	Pull-down	USB ISP
Pull-up	Pull-up	NOR-type Flash ROM

MA19: Pull-up is necessary

MA18 : Can either Pull-up or Pull-down

### MA17: Internal System Clock Select

If pin MA17 is pull-down, the external clock from EXTAL15M pin is served as internal system clock. If pin MA17 is pull-up, the PLL output clock is used as internal system clock.

MA16: Pull-down is necessary

### MA [15:14] : GPIO Pin Configuration Select

MA[15:14]	State	GPIO Pin Function
B4044	Pull-down	GPIOC/D/E Group Select
MA14	Pull-up	NAND Flash/UART Group Select
MAAF	Pull-down	GPIOF Group Select
MA15	Pull-up	RMII Group Select

MA13 : Pull-up is necessary

**HDS: USB PHY0 Mode Select** 



HDS	USB PHYO Mode
Pull-down	USB20 Host
Pull-up	USB20 Device



### **System Booting**

NUC950ADN supports four kinds of system booting devices, which including

- (1) SPI Flash ROM
- (2) NAND-type Flash ROM
- (3) USB ISP
- (4) NOR-type Flash ROM

### **Booting Device Select**

MA[21	1:20]	Booting Device
Pull-down	Pull-down	SPI Flash ROM
Pull-down	Pull-up	NAND-type Flash ROM
Pull-up	Pull-down	USB ISP
Pull-up	Pull-up	NOR-type Flash ROM

### 7.2.7 System Global Control Registers Map

Register	Address	R/W	Description	Reset Value			
GCR_BA = 0xB000_0000							
PDID	0xB000_0000	R	Product Identifier Register	0xxx90_09x0			
PWRON	0xB000_0004	R/W	Power-On Setting Register	N/A			
ARBCON	0xB000_0008	R/W	Arbitration Control Register	0x0000_0000			
MFSEL	0xB000_000C	R/W	Multiple Function Pin Select Register	0x0800_0000			
EBIDPE	0xB000_0010	R/W	EBI Data Pin Pull-up/down Enable Register	0xFFFF_FFFF			
LCDDPE	0xB000_0014	R/W	LCD Data Pin Pull-up/down Enable Register	0x0003_FFFF			
GPIOCPE	0xB000_0018	R/W	GPIOC Pin Pull-up/down Enable Register	0x0000_7FFF			
GPIODPE	0xB000_001C	R/W	GPIOD Pin Pull-up/down Enable Register	0x0000_07FF			
GPIOEPE	0xB000_0020	R/W	GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF			
GPIOFPE	0xB000_0024	R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF			
GPIOGPE	0xB000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF			
GPIOHPE	0xB000_002C	R/W	GPIOH Pin Pull-up/down Enable Register	0x0000_00FF			
GTMP1	0xB000_0034	R/W	General Temporary Register 1	N/A			
GTMP2	0xB000_0038	R/W	General Temporary Register 2	N/A			

Publication Release Date: Jun. 18, 2010

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU

GTMP3	0xB000_003C	R/W	General Temporary Register 3	N/A	l
-------	-------------	-----	------------------------------	-----	---

Publication Release Date: Jun. 18, 2010



### **Product Identifier Register (PDID)**

This register is for only read and enables software to recognize certain characteristics of the chip ID and the version number.

Register	Address	R/W	Description	Reset Value
PDID	0xB000_0000	R	Product Identifier Register	0xxx90_09x0

					977			
31	30	29	28	27	26	25	24	
VERSION								
23	22	21	20	19	18	17	16	
			CHP	'I D		~~	7 (0)	
15	14	13	12	11	10	9	8	
	CHPID							
7	6	5	4	3	2	1	0	
	CHPID							

Bits	Descriptions	
[31:24]	VERSION	Version of chip
[23:0]	CHIPID	Chip identifier



### Power-On Setting Register (PWRON)

This register latches the chip power-on setting from EBI Address Bus during chip reset.

	Register	Address	R/W	Description	Reset Value
ľ	PWRON	0xB000_0004	R/W	Power-On Setting Register	Undefined

31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
	R	ESERVED			USBDEN	USBHD	RESERVED				
7	6	5	4	3	2	1	0				
Booting De	vice Select		RESERVED	)	GPIOS	SEL	PLL				

Bits	Descriptions	Descriptions								
		Interna	I System Cloc	k Seled	ct (Read/Write)					
[0]	PLL	Power-C	n value latched	from N	1A17					
[0]	'	0= the 6	external clock fr	om EX7	AL15M pin is served as inte	rnal system clock.				
dis		1= the F	PLL output clock	is used	d as internal system clock.					
1		GPIO P	GPIO Pin Configuration Select(Read Only)							
12						_				
	水		Latched pin	H/L	GPIO Pin Function					
180		[1]	MA14	0	GPIOC/D/E					
[2:1]	GPIOSEL			1	NF/UART					
	S. A.	F01		0	GPIOF					
		[2]	MA15	1	RMII					
	SIR	NF: NAND Type Flash Interface								
	6	0								
[[.2]	DESERVED	Read O	nly							
[5:3]	RESERVED	These th	ree bits are rea	d only						

Publication Release Date: Jun. 18, 2010



Booting	Booting Device Select (Read Only) these two bits are power-on reset from MA[21:20]					
	_	Booting Dev [7:0		Booting	Device	
[7:6]	Device Select	0	0	SPI Flas	sh ROM	
		0	1	NAND-type	Flash ROM	
		1	0	USB	ISP	
		1	1	NOR-type F	Flash ROM	
			ode Select (Re er-on reset from	•	10 Co.	
[9]	USBHD	USBHD	USB PHY0	Mode	HDS Pin	
		0	USB20 Dev	ice	External Pull-Up	
		1	USB20 Hos	t	External Pull-Down	
				or USB Device Me e USBHD bit be ze	ode (Read/Write) ro (Device Mode)	
[10]	USBDEN	USBDEN	USB PHYO	Enable		
[		0	Set Device	PHY at SE0 (Not a	active to external host)	
		1		PHY controlled by Controller	the UTMI interface of the	



## Arbitration Control Register (ARBCON)

Register	Address	R/W	Description	Reset Value
ARBCON	0xB000_0008	R/W	Arbitration Control Register	0x0000_0000

					21 / 5 3 1 16 2					
31	30	29	28	27	26	25	24			
RESERVED										
23	22	21	20	19	18	17	16			
RESERVED										
15	14	13	12	11	10	9	8			
			RESE	RVED			1 6/2			
7	6	5	4	3	2	1	0			
F	RESERVED		DGMASK	IPACT	IPEN	PRTMOD1	PRTMOD0			

Bits	Descriptions	
[4]	DGMASK	Default Grant Master Mask Control  0 = AHB-Bridge always be the default grant master (default)  1 = No default grant master on AHB-2 Bus
[3]	IPACT	Interrupt Priority Active  When IPEN="1", this bit is set when the ARM core has an unmasked interrupt request.  This bit is available only when the PRTMOD1=0 and PRTMOD0=0.
[2]	IPEN	Interrupt Priority Enable Bit  0 = the ARM core has the lowest priority.  1 = enable to raise the ARM core priority to second  This bit is available only when the PRTMOD=0 and PRTMOD0=0.
[1]	PRTMOD1	Priority Mode Select for AHB2 (AHB Master Bus)  0 = Fixed Priority Mode (default)  1 = Rotate Priority Mode
[0]	PRTMOD0	Priority Mode Select for AHB1 (CPU AHB-Lite Bus)  0 = Fixed Priority Mode (default)  1 = Rotate Priority Mode

45

Publication Release Date: Jun. 18, 2010



# Multiple Function Pin Select Register (MFSEL)

Register	Address	R/W	Description	Reset Value
MFSEL	0xB000_000C	R/W	Multiple Function Pin Select Register	0x0800_0000

					2222	6630	
31	30	29	28	27	26	25	24
RESE	RVED	USBF	BPHYO WDEN		RESERVED	GPSELH	
23	22	21	20	19	18	17	16
	GPSELG						
15	14	13	12	11	10	9	8
GPS	ELG			GPSELE			
7	6	5	4	3	2	1	0
	GF	SELD		GPS	ELC	GPSELF	G-Option

Bits	Descriptions	escriptions						
[29:28]	USBPHY0		USB PHYO Select Control Register 00 : Normal USB operation mode (Default)					
		GPIOI Pin Fu	nction Select Co	ontrol Register				
110000		PIN	GPSELI[27]	GPIO Pin Function				
-3/2c			0	GPIOI[16]				
[27:26]	WDEN	GPIOI[16]	1	nWDOG				
	Ali.		d Pin Description fo oult value is 1 for nV	or more detail VDOG(Watch-Dog Timer Output)				
	2 × ×	GPIOH Pin Function Select Control Register						
	200	PIN	GPSELH[24]	GPIO Pin Function				
[24]	GPSELH	CDI OLI[2:0]	0	GPIOH[2:0]				
		GPIOH[2:0]	1	nIRQ[2:0]				
		GPSELH [24] def	ault value is 0 for G	PIOH group.				

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Description	ıs						
		GPIOG Pin Fur	nction Select Co	ontrol Register				
		PIN	GPSELG[23:22]	GPIO Pin Function				
			00	GPIOG[16:12]				
		CDIOC[14,12]	01	PWM Interface				
		GPIOG[16:12]	10	AC97 Interface				
			11	12S Interface				
		PIN	GPSELG[17:16]	GPIO Pin Function				
			00	GPIOG[3:2]	-2			
			01	I2C Line1	0			
[23:14]	GPSELG	GPIOG[3:2]	10	USI Interface				
			11	Reserved				
		PIN	GPSELG[15:14]	GPIO Pin Function				
			00	GPIOG[1:0]				
		GPIOG[1:0]	01	I2C Line0	200			
			10	USI Interface	<u> </u>			
			11	Reserved				
		See GPIO Shared Pin Description for more detail						
		GPSELG [21-18] are Reserved.						
		(G-Option bit should be set to 0)						
		GPIOE Pin Function Select Control Register						
		See GPIO Shared Pin Description for more detail						
		GPSELE [13:8] def						
		GPSELE[13] shoul						
		GPSELE [12:11] sł	nould be set to 0.					
	b.,							
	100			GPIO Pin Function				
[12.0]	CDCELE	PIN	GPSELE[10]					
[13:8]	GPSELE	CDLOFF7.4	0	GPIOE[7:6]				
	100	GPIOE[7:4]	1	UART2(IrDA)				
	677	PIN	GPSELE[9]					
	0	GPIOE[3:2]	0	GPIOE[3:2]				
	50	GPIOE[3:2]	1	UART1				
	70	PIN	GPSELE[8]					
		GPI OE[1:0]	0	GPIOE[1:0]				
		GPIOE[1:0]	1	UARTO				

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Description	s						
		GPI OD Pin Fu	GPIOD Pin Function Select Control Register					
		PIN	GPSELD[7:4]	GPIO Pin Function				
			0000	GPIOD[10:0]				
[7:4]	GPSELD	CDIOD[10:E]	1010	SD 0 Interface				
[/.4]	GFSLLD	GPIOD[10:5]	1111	Memory Stick 0				
			the others	Reserved				
		See GPIO Shared	Pin Description for	more detail				
		GPSELD[7:4] defa	ult value is depend	on power-on setting				
		GPIOC Pin Fur	nction Select Co	ntrol Register				
		PIN	GPSELC[3:2]	GPIO Pin Function				
		ELC GPIOC[14:0]	00	GPIOC[14:0]				
[3:2]	GPSELC		01	NAND Flash				
[3.2]	GF SEEC		10	KPI Interface				
			11	Reserved				
		See GPIO Shared Pin Description for more detail						
		GPSELC[3:2] default value is depend on power-on setting						
		GPI OF Pin Fur	nction Select Co	ntrol Register				
		PIN	GPSELF[1]	GPIO Pin Function				
[1]	GPSELF	GPIOF[9:0]	0	GPIOF[9:0]				
L <del>-</del> J	JI JELI	GPIOF[9:0]	1	RMII Interface				
		See GPIO Shared	Pin Description for	more detail				
. Ele.		GPSELF[1] defaul	t value is depend o	n power-on setting				
[0]	G-Option	This bit should be	set to 0;					



EBI Data Pin Pull-up/down Enable Register (EBIDPE)

LCD Data Pin Pull-up/down Enable Register (LCDDPE)

GPIOC~GPIOH Pin Pull-up/down Enable Register (GPIOCPE~GPIOHPE)

These registers are used to control the IO pins to be internal pull-up or down, which can avoid the input pins floating if there is no external resistors.

Register	Address	R/W	Description	Reset Value
EBIDPE	0xB000_0010	R/W	EBI Data Pin Pull-down Enable Register	0xFFFF_FFFF
LCDDPE	0xB000_0014	R/W	LCD Data Pin Pull-up Enable Register	0x0003_FFFF
GPIOCPE	0xB000_0018	R/W	GPIOC Pin Pull-up Enable Register	0x0000_7FFF
GPIODPE	0xB000_001C	R/W	GPIOD Pin Pull-up Enable Register	0x0000_07FF
GPIOEPE	0xB000_0020	R/W	GPIOE Pin Pull-up/down Enable Register	0x0000_3FFF
GPIOFPE	0xB000_0024	R/W	GPIOF Pin Pull-up/down Enable Register	0x0000_03FF
GPIOGPE	0xB000_0028	R/W	GPIOG Pin Pull-up/down Enable Register	0x0001_FFFF
GPIOHPE	0xB000_002C	R/W	GPIOH Pin Pull-up Enable Register	0x0000_00FF

0.1	00	00	0.0	0.7	0.1	0.5	0.4
31	30	29	28	27	26	25	24
			PI	PE			
23	22	21	20	19	18	17	16
lille."			PI	PE			
15	14	13	12	11	10	9	8
( ) ( )	PPE						
7	6	5	4	3	2	1	0
00	PPE						



Bits	Descriptions	
		Pin Pull-down Enable Register
[31:0]	PPE	1 = Disable the Pull-high/down for each relative pin (default)
		0 = Enable the Pull-high/down for each relative pin

Register	Descriptions					
EBIDPE	EBI Data Pin Pull-down Enable Register PPE[31:0] Controls the Pull-down of the EBI Data Bus[31:0]					
LCDDPE	LCD Data Pin Pull-up Enable Register  PPE[31:18] is reserved in this register  PPE[17:0] Controls the Pull-up of the VD[17:0] for LCD Interface					
GPIOCPE	GPIOC Pin Pull-up Enable Register  PPE[31:15] is reserved in this register  PPE[1:0] Controls the Pull-up of the GPIOC[14:0]					
GPIODPE	GPIOD Pin Pull-up Enable Register  PPE[31:9] is reserved in this register  PPE[8:0] Controls the Pull-up of the GPIOD[8:0]  No action : GPIOD[7]					
GPIOEPE	GPIOE Pin Pull-up/down Enable Register  PPE[31:14] is reserved in this register  PPE[13:0] Controls the Pull-up/down of the GPIOE[13:0]  Pull-down: GPIOE[6:0]  Pull-up: GPIOE[13]  No action: GPIOE[12:7] and GPIOE[5:4]					
GPIOFPE	GPIOF Pin Pull-up/down Enable Register  PPE[31:10] is reserved in this register  PPE[9:0] Controls the Pull-up/down of the GPIOF[9:0]  Pull-down: GPIOF[9:8], GPIOF[5:4], GPIOF[1]  Pull-up: GPIOF[7:6], GPIOF[3:2]  No action: GPIOF[0]					

Publication Release Date: Jun. 18, 2010 Revision: A4



Register	Descriptions					
GPIOGPE	GPIOG Pin Pull-up/down Enable Register  PPE[31:17] is reserved in this register  PPE[16:0] Controls the Pull-up of the GPIOG[16:0]  Pull-up : GPIOG[16:12]  No action : GPIOG[5:4], GPIOG[11:6] and GPIOG[3:0]					
GPIOHPE	GPIOH Pin Pull-up Enable Register  PPE[31:3] is reserved in this register  PPE[2:0] Controls the Pull-up of the GPIOH[2:0]					

1 = Disable the Pull-high/down for each relative pin

0 = Enable the Pull-high/down for each relative pin

Publication Release Date: Jun. 18, 2010



### General Temporary Register 1 ~ 3 (GTMP1 ~GTMP3)

Register	Address	R/W	Description	Reset Value
GTMP1	0xB000_0034	R/W	General Temporary Register 1	Undefined
GTMP2	0xB000_0038	R/W	General Temporary Register 2	Undefined
GTMP3	0xB000_003C	R/W	General Temporary Register 3	Undefined

					- 1/1	11/2/2		
31	30	29	28	27	26	25	24	
	DATA							
23	22	21	20	19	18	17	16	
			DA	ГА		60	0	
15	14	13	12	11	10	9	8	
			DA	ГА			12 C	
7	6	5	4	3	2	1	0	
	DATA							

Bits	Descriptions	
[31:0]	DATA	General Temporary Data

#### 7.3 Clock Controller

The clock controller generates all clocks for LCD, Audio, CPU, AMBA and all the engine modules. In this chip includes two PLL modules. The clock source for each module is come from the PLL, or from the external crystal input directly. For each clock there is bit on the CLKEN register to control the clock ON or OFF individually, and the divider setting is on the CLKDIV register. The register can also be used to control the clock enable or disable for power control.

#### 7.3.1 Power management


This chip provides three power management scenarios to reduce power consumption. The peripheral clocks can be enabled / disabled individually by controlling the corresponding bit in CLKSEL control register. Software can turn-off the unused modules' clock for power saving. It also provides **IDLE** and **Power-down** modes to reduce the power consumption.

Publication Release Date: Jun. 18, 2010



#### **IDLE MODE**

If the IDLE bit in Power Management Control Register (PMCON) is set, the ARM CORE clock source will be halted after 256 cycles, and then the ARM core will stop. The AHB or APB clocks are still active except the clock to cache controller and ARM core. This ARM core will exit from this mode when a nIRQ or nFIQ signals from any peripheral, such as Keypad and Timer overflow interrupts. The memory controller can also be forced to enter idle state if both the MIDLE and IDLE bits are set.




Case2. IDLE=1, PD=0, MIDLE=1



#### **Power-Down Mode**

The mode provides the minimum power consumption. When the system is not working or waiting an external event, software can write PD bit to turn off all the clocks includes system crystal oscillator and PLL to let ARM core to enter sleep mode after 256 clock cycles. In this state, all peripherals are also in sleep mode since the clock source is stopped. This system will exit from this mode when external interrupts (nIRQ signals) are detected; this chip provides external interrupts, USB device and Keypad to wakeup the clock.



Case3. IDLE=0, PD=1, MIDLE=0

#### 7.3.2 Clock Control Registers Map

Register	Address	R/W	Description	Reset Value			
CLK_BA = 0xB	CLK_BA = 0xB000_0200						
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834			
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX			
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000			
PLLCONO	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63			
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64			
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000			

54

Publication Release Date: Jun. 18, 2010



IRQWAKECON	0xB000_0218	R/W	IRQ Wakeup Control Register	0x0000_0000
IRQWAKEFLAG	0xB000_021C	R/W	IRQ Wakeup Flag Register	0x0000_0000
IPSRST	0xB000_0220	R/W	IP Software Reset Register	0x0000_0000
CLKEN1	0xB000_0224	R/W	Clock Enable Register	0x0000_0000
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000



## **Clock Enable Register (CLKEN)**

Register	Address	R/W	Description	Reset Value
CLKEN	0xB000_0200	R/W	Clock Enable Register	0x0408_0834

31	30	29	28	27	26	25	24
I2C1	12C0	USI	RESERVED	GDMA	WDT	KPI	RESERVED
23	22	21	20	19	18	17	16
TIMER4	TIMER3	TIMER2	TIMER1	TIMERO	PWM	RES	ERVED
15	14	13	12	11	10	9	8
RESI	ERVED	UART2	UART1	UARTO	G2D	USBH	USBD
7	6	5	4	3	2	1	0
EMC	RESERVED	DMAC	FMI	RESE	RVED	Audio	LCD

Bits	Descriptions	
[31]	12C1	I 2C Interface 1 Clock Enable Bit  0 = Disable I2C-1 clock  1 = Enable I2C-1 clock
[30]	1200	I2C Interface 0 Clock Enable Bit  0 = Disable I2C-0 clock  1 = Enable I2C-0 clock
[29]	USI	USI Clock Enable Bit  0 = Disable USI clock  1 = Enable USI clock
[28]	Reserved	Reserved, write 0 is recommended.
[27]	GDMA	GDMA Clock Enable Bit  0 = Disable GDMA clock  1 = Enable GDMA clock
[26]	WDT	WDT Clock Enable Bit  0 = Disable WDT counting clock  1 = Enable WDT counting clock

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[25]	КРІ	Keypad Cock Enable Bit  0 = Disable keypad clock  1 = Enable keypad clock
[24]	Reserved	Reserved, write 0 is recommended.
[23]	TIMER4	Timer4 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[22]	TIMER3	Timer3 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[21]	TIMER2	Timer2 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[20]	TIMER1	Timer1 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[19]	TIMERO	Timer0 Clock Enable Bit  0 = Disable Timer clock  1 = Enable Timer clock
[18]	PWM	PWM Clock Enable Bit  0 = Disable PWM clock  1 = Enable PWM clock
[17:14]	Reserved	Reserved, write 4'b0000 is recommended.
[13]	UART2	UART2 Clock Enable Bit 0 = Disable UART2 clock 1 = Enable UART2 clock
[12]	UART1	UART1 Clock Enable Bit 0 = Disable UART1 clock 1 = Enable UART1 clock



Bits	Descriptions	
[11]	UARTO	UARTO Clock Enable Bit 0 = Disable UARTO clock 1 = Enable UARTO clock
[10]	G2D	2D Graphic Controller Clock Enable Bit  0 = Disable 2D Graphic Controller clock  1 = Enable 2D Graphic Controller clock
[9]	USBH	USB Clock Enable Bit  0 = Disable USB Host Controller clock  1 = Enable USB Host Controller clock
[8]	USBD	USB Device Clock Enable Bit  0 = Disable USB Device Controller clock  1 = Enable USB Device Controller clock
[7]	ЕМС	EMC Clock Enable Bit  0 = Disable EMC Controller clock  1 = Enable EMC Controller clock
[6]	Reserved	Reserved, write 0 is recommended.
[5]	<b>DMAC</b>	DMAC Clock Enable Bit  0 = Disable DMAC Controller clock  1 = Enable DMAC Controller clock
[4]	FMI	FMI Clock Enable Bit  0 = Disable FMI Controller clock  1 = Enable FMI Controller clock
[3:2]	Reserved	Reserved, write 2'b00 is recommended.
[1]	Audio	Audio Controller Clock Enable Bit  0 = Disable Audio Controller clock  1 = Enable Audio Controller clock
[0]	LCD	LCD Clock Enable Bit  0 = Disable LCD Controller clock  1 = Enable LCD Controller clock



# **Clock Select Register (CLKSEL)**

Register	Address	R/W	Description	Reset Value
CLKSEL	0xB000_0204	R/W	Clock Select Register	0x0000_0FFX

					-///					
31	30	29	28	27	26	25	24			
	RESERVED									
23	22	21	20	19	18	17	16			
			RESERVED	)		30	MSDSEL			
15	14	13	12	11	10	9	8			
	MSDSEL				RESERVED		UART1SEL			
7	6	5	4	3	2	1	0			
VC	VCKSEL ACKSEL		RESERVED		CPUCKSEL					

Bits	Descriptions			
		MS/SD E	ngine Clocl	k Source Select Bit
		[16:15]		
		MSDSEL	[16:15]	Clock Source
		0	0	PLL0 Clock
[16:12]	MSDSEL	0	1	PLL1 Clock
. Ele.		1	0	EXTAL15M pin
75.0		1	1	EXTAL15M pin (Default)
		[14:12] Selected PL	LO source o	divided from 1 to 8.
	J. 147	e Select Bit		
	(3/ AZ	UART	1SEL	Clock Source
[9:8]	UART1SEL	0	0	PLL0 Clock
	60 °	0	1	PLL1 Clock
	3/2	20 1	0	EXTAL15M pin
	~ 6	(6)1	1	EXTAL15M pin (Default)

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions							
		LCD Clock	LCD Clock Source Select Bit					
		VCK	SEL	Clock Source				
[7:6]	VCKSEL	0	0	PLL0 Clock				
		0	1	PLL1 Clock				
		1	0	VICLK pin				
		1	1	EXTAL15M pin (Default)				
		Audio Clock Source S		Select Bit  Clock Source	ON			
[5:4]	ACKSEL	0	0	PLL0 Clock	37 (9)			
		0	1	PLL1 Clock	(1) 1 C			
		1	0	I2S_BITCLK pin	(0)			
		1	1	EXTAL15M pin (Default)	9			
				ource Select Bit ded on power-on setting (Pin MA17)				
			KSEL	Clock Source				
[1:0]	CPUCKSEL	0	0	PLL0 Clock				
		0	1	PLL1 Clock				
		1	0	PLL0 /2 Clock				
		1	1	EXTAL15M pin				



## Clock Divider Control Register (CLKDIV)

Register	Address	R/W	Description	Reset Value
CLKDIV	0xB000_0208	R/W	Clock Divider Control Register	0x0400_0000

31	30	29	28	27	26	25	24	
RESERVED	G2DDIV	RESE	RVED	APBO	KDIV	AHBCKDIV		
23	22	21	20	19	18	17	16	
	RESI	RVED		UART1DIV				
15	14	13	12	11	10	9	8	
	VCI	KDIV			ACK	DIV	(6)	
7	6	5	4	3	2	1	0	
RESERVED					CPUC	KDIV	27	

Bits	Descriptions						
[30]	G2DDIV	G2D Clock Di 0: divider 2 1: divider 1					
[29:28]	RESERVED						
巷	AMBA APB Clock Divider Control Register						
		APBCKDI		Clock Frequency	7		
[27:26]	APBCKDIV	0	0	Reserved			
	200	0	1	AHBCLK/2			
	, Y	1	0	AHBCLK/4			
1	1975	1	1	AHBCLK/8			
	C. Die	АМВА АНВ С	lock (A	HBCLK) Divider Control Register			
	2/2	AHBCKD	IV	Clock Frequency			
[25:24]	AHBCKDIV	0	0	CPUCLK/1			
	7	0	1	CPUCLK/2			
			0	CPUCLK/4			
		( ) ( )	1	CPUCLK/8			

61

Publication Release Date: Jun. 18, 2010



Bits	Descriptions							
	UART1 Clock Source Divider Control Register							
[19:16]	UART1DIV	UART1CK = UART1 clock/(UART1DIV +1)						
		Where (1) UART1DIV is 0~15						
		(2) UART1 clock is the clock source output by UART1SEL control reg.						
		LCD Clock Source Divider Control Register						
[15:12]	VCKDIV	LCD_CLK = VCK clock/(VCKDIV +1)						
		Where (1) VCKDIV is 0~15						
		(2) VCK clock is the clock source output by VCKSEL control register						
		Audio Clock Source Divider Control Register						
[11:8]	ACKDIV	Audio_CLK = ACK clock/(ACKDIV +1)						
		Where (1) ACKDIV is 0~15						
		(2) ACK clock is the clock source output by ACKSEL control register						
		CPU Clock Source Divider Control Register						
[3:0]	CPUCKDIV	CPUCLK = CCK clock/(CPUCKDIV +1)						
LINCK!		Where (1) CPUCKDIV is 0~15						
		(2) CCK clock is the clock source output by CPUCKSEL control register						
		62 Publication Release Date: Jun. 18, 20 Revision: A						



PLL Control Register 0 (PLLCON0)

PLL Control Register 1 (PLLCON1)


Register	Address	R/W	Description	Reset Value
PLLCON0	0xB000_020C	R/W	PLL Control Register 0	0x0000_2B63
PLLCON1	0xB000_0210	R/W	PLL Control Register 1	0x0001_4F64

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
	FBDV								
7	6	5	4	3	2	1	0		
FBDV	ОТ	DV			INDV				

Bits	Descriptions							
		Power Down Mode Enable						
[16]	PWDEN	0 = PLL	is in no	rmal mode (defa	ult)			
		1 = PLL	is in po	wer down mode				
[15:7]	FBDV	PLL VC	Outp	ut Clock Feedb	ack Divider			
[13.7]	TBDV	Feedback Divider divides the output clock from VCO of PLL.						
18/	XX.	PLL Output Clock Divider						
	100 CON	ОТ	DV	Divided by				
[C E]		0	0	1				
[6:5]	OTDV	0	1	2				
	45 ^	n1	0	2				
	(49)	10	1	4				
[4:0]	INDV	CACA		ck Divider vides the input r	eference clock into the PLL.			

Publication Release Date: Jun. 18, 2010





The formula of output clock of PLL is:

Fout = Fin 
$$*\frac{NF}{NR}*\frac{1}{NO}$$

FOUT: Output clock of Output Divider

FIN: External clock into the Input Divider

NR : Input divider value (NR = INDV + 2)

NF : Feedback divider value (NF = FBDV + 2)

NO : Output divider value (NO = OTDV)

### **Example Case:**

The input clock frequency of EXTAL15M pin is 15MHz

PLL Output Frequency	200MHz	166MHz	133MHz	100MHz
PLLCON Reg.	0x0000_4F24	0x0000_4124	0x0000_22A2	0x0000_4F64

64



PLL Output Frequency	66MHz	169.34MHz	122.88MHz	
		(44.1K*3840)	(48K*2560)	
PLLCON Reg.	0x0000_2B63	0x0000_4E25	0x0000_92E7	



## Power Management Control Register (PMCON)

Register	Address	R/W	Description	Reset Value
PMCON	0xB000_0214	R/W	Power Management Control Register	0x0000_0000

					I C LIA TOOL			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
			RESI	ERVED	0	20 0		
15	14	13	12	11	10	9	8	
RES				ERVED		50%	(1)	
7	6	5	4	3	2	1	0	
RESERVED				RESET	MIDLE	PD	IDLE	

Bits	Descriptions					
		Software Reset				
[3]	RESET					
		This is a software reset control bit. Set logic 1 to generate an internal reset pulse. This bit is auto-clear to logic 0 at the end of the reset pulse.				
32.		Memory Controller IDLE enable				
2		Setting this bit HIGH to enable memory controller enter IDLE mode, the				
[2]	MIDLE	clock source of memory controller will be halted while ARM CORE enter IDLE mode.				
W.	203	1 = Memory controller will enter IDLE mode when IDLE bit is set.				
16	Str. D	0 = Memory controller still active when IDLE bit is set.				
	Call Land	Power Down Enable				
[1]	PD	Setting this bit HIGH, this chip enters power saving mode. The clock source 15M crystal oscillator and PLL both will stop to generate clock. User can use nIRQ [2:0], USB device, Keypad and external nRESET to wakeup chip.				
	~	1 = Power down mode enable				
		0 = Normal mode				

66

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		CPU IDLE mode Enable
[0]	IDLE	Setting this bit HIGH, ARM CPU Core enters power saving mode. The peripherals still working if the clock enable bit in <b>CLKSEL</b> is set. Any nIRQ or nFIQ to ARM core will let ARM core to exit IDLE state.
		1 = CPU IDLE mode enable
		0 = Normal mode



### IRQ Wakeup Control Register (IRQWAKECON)

Register	Address	R/W	Description	Reset Value
IRQWAKECON	0xB000_0218	R/W	IRQ Wakeup Control Register	0x0000_0000

V/// V/11								
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
			RESI	ERVED		100	7	
15	14	13	12	11	10	9	8	
RESERVED				IRQWAKEUPPOLO				
7	6	5	4	3	2	1	0	
RESERVED				IR	OWAKEUPE	10		

Bits	Descriptions				
[10:8]	IRQWAKEUPPOLO	Wakeup Polarity for nIRQ[2:0]  1 = nIRQx is high level wakeup  0 = nIRQx is low level wakeup			
[2:0]	IRQWAKEUPENO	Wakeup Enable for nIRQ[2:0]  1 = nIRQx wakeup enable  0 = nIRQx wakeup disable			

The reserved bit has to keep on logical 0.

Publication Release Date: Jun. 18, 2010



### IRQ Wakeup Flag Register (IRQWAKEFLAG)

Register	Address	R/W	Description	Reset Value
IRQWAKEFLAG	0xB000_021C	R/W	IRQ Wakeup Flag Register	0x0000_0000

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
			RESE	RVED	2	200		
15	14	13	12	11	10	9	8	
			RESE	RVED		50°	à	
7	6	5	4	3	2	1	0	
RESERVED			IRQWAKEFLAG					

Bits	Descriptions		
		Wakeup Flag for nIRQ[2:0]	
[2:0]	IRQWAKEFLAG	After power down wakeup, software should check these flags to identify which IRQ is used to wakeup the system. And clear the flags in IRQ interrupt service routine.	
老人		1 = CPU is wakeup by nIRQx 0 = not wakeup	

Publication Release Date: Jun. 18, 2010



## IP Software Reset Register (IPSRST)

Register	Address	R/W	Description	Reset Value
IPSRST	0xB000_0220	W	IP Software Reset Register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED	I2C	USI		RESERVE	D Ø	KPI	RESERVED
23	22	21	20	19	18	17	16
RESERVED				TIMER	PWM	RESERVED	
15	14	13	12	11	10	9	8
RESERVED				UART	G2D	USBH	USBD
7	6	5	4	3	2	1	0
EMC	RESERVED	DMAC	FMI	GDMA	RESERVED	Audio	LCD

Bits	Descriptions				
[30]	120	I 2C Interface Software Reset Control Bit  0 = write 0 is no action for both I2C0 and I2C1  1 = write 1 , a reset pulse is generated to reset both I2C0 and I2C1, and  This bit will be auto clear to zero.			
[29]	USI Software Reset Control Bit  0 = write 0 is no action for USI  1 = write 1 , a reset pulse is generated to reset USI, and This bit will be auto clear to zero.				
[25]	КРІ	Keypad Software Reset Control Bit  0 = write 0 is no action for Keypad Controller  1 = write 1, a reset pulse is generated to reset Keypad Controller, and This bit will be auto clear to zero.			
[19]	TIMER	Timer Software Reset Control Bit  0 = write 0 is no action for all of TIMERs and WDT  1 = write 1 , a reset pulse is generated to reset all of TIMERs and WDT, and This bit will be auto clear to zero.			

Publication Release Date: Jun. 18, 2010



Bits	Descriptions				
[18]	PWM	PWM Software Reset Control Bit  0 = write 0 is no action for PWM Controller  1 = write 1 , a reset pulse is generated to reset PWM Controller, and  This bit will be auto clear to zero.			
[11]	UART	UART Software Reset Control Bit  0 = write 0 is no action for all of UARTs  1 = write 1 , a reset pulse is generated to reset all of UARTs, and This bit will be auto clear to zero.			
[10]	G2D	2D Graphic Controller Software Reset Control Bit  0 = write 0 is no action for 2D graphic Controller  1 = write 1, a reset pulse is generated to reset 2D Graphic Controller, and This bit will be auto clear to zero.			
[9]	USBH	USB Software Reset Control Bit  0 = write 0 is no action for USB Host Controller  1 = write 1 , a reset pulse is generated to reset USB Host Controller, and This bit will be auto clear to zero.			
[8]	USBD	USB Device Software Reset Control Bit  0 = write 0 is no action for USB Device Controller  1 = write 1, a reset pulse is generated to reset USB Device Controller, and This bit will be auto clear to zero.			
[7]	EMC	EMC Software Reset Control Bit  0 = write 0 is no action for EMC Controller  1 = write 1 , a reset pulse is generated to reset EMC Controller, and This bit will be auto clear to zero.			
[5]	DMAC	DMAC Software Reset Control Bit  0 = write 0 is no action for DMA Controller  1 = write 1 , a reset pulse is generated to reset DMA Controller, and This bit will be auto clear to zero.			



Bits	Descriptions				
[4]	FMI Software Reset Control Bit  0 = write 0 is no action for FMI Controller  1 = write 1 , a reset pulse is generated to reset FMI Controller, and  This bit will be auto clear to zero.				
[3]	GDMA	GDMA Software Reset Control Bit  0 = write 0 is no action for GDMA Controller  1 = write 1 , a reset pulse is generated to reset GDMA Controller, and This bit will be auto clear to zero.			
[1]	Audio	Audio Controller Software Reset Control Bit  0 = write 0 is no action for Audio Controller  1 = write 1, a reset pulse is generated to reset Audio Controller, and This bit will be auto clear to zero.			
[0]	LCD	LCD Controller Software Reset Control Bit  0 = write 0 is no action for LCD Controller  1 = write 1 , a reset pulse is generated to reset LCD Controller, and This bit will be auto clear to zero.			



## **Clock Enable 1 Register (CLKEN1)**

Register	Address	R/W	Description	Reset Value
CLKEN1	0xB000_0224	R/W	Clock Enable Register	0x0000_0000

					1331.1							
31	30	29	28	27	26	25	24					
RESERVED												
23	22	21	20	19	18	17	16					
	RESERVED											
15	14	13	12	11	10	9	8					
			RESE	RVED			S. P.					
7	7 6 5 4 3 2											
	F	RESERVED	RMII	SD	MS							

Bits	Descriptions	
[2]	RMII	RMII Clock Enable Bit  0 = Disable RMII clock  1 = Enable RMII clock
[1]	SD	SD Clock Enable Bit  0 = Disable SD clock  1 = Enable SD clock
[0]	MS	MS Clock Enable Bit 0 = Disable MS clock 1 = Enable MS clock



### **Clock Divider Control 1 Register (CLKDIV1)**

Register	Address	R/W	Description	Reset Value	
CLKDIV1	0xB000_0228	R/W	Clock Divider Control 1 Register	0x0000_0000	

					1001 1 0							
31	30	29	28	27	26	25	24					
RESERVED												
23	22	21	20	19	18	17	16					
	RESERVED											
15	14	13	12	11	10	9	8					
			SD_	DIV		Ü	200					
7	7 6 5 4 3 2 1 0											
	MS_DIV											

Bits	Descriptions	
[15:8]	SD_DIV	SD_CLK = Source Clock/(SD_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.
[7:0]	MS_DIV	MS_CLK = Source Clock/(MS_DIV +1) Where Source Clock selection is controlled by MSDSEL of register CLKSEL.

#### 7.4 External Bus Interface

#### 7.4.1 Overview

This chip supports External Bus Interface (EBI), which controls the access to the external memory

Publication Release Date: Jun. 18, 2010



(ROM/FLASH, SDRAM) and External I/O devices. The **EBI** has chip select signals to select one ROM/FLASH bank, two SDRAM banks, and three External I/O banks with 22-bit address bus. It supports 8-bit, 16-bit, and 32-bit external data bus width for each bank.

The EBI has the following functions:

- SDRAM controller
- EBI control register
- ROM/FLASH interface
- External I/O interface

#### 7.4.2 Functional Description

#### **SDRAM Controller**

The SDRAM controller module contains configuration registers, timing control registers, common control register and other logic to provide 8, 16 or 32 bits SDRAM interface with a single 8, 16 or 32 bits SDRAM device or two 8-bit devices wired to give a 16-bit data path or two 16-bit devices wired to give a 32-bit data path.

The SDRAM controller has the following features:

- Supports up to 2 external SDRAM banks
- Maximum size of each SDRAM bank is 128M bytes
- 8, 16 or 32-bit data interface
- Programmable CAS Latency: 1 \ 2 and 3
- Fixed Burst Length: 1
- Sequential burst type
- Write Burst Length mode is Burst
- Auto Refresh Mode and Self Refresh Mode
- Adjustable Refresh Rate
- Power up sequence

#### 7.4.2.2 SDRAM Components Supported

Publication Release Date: Jun. 18, 2010



**Table: SDRAM Components supported** 

Size	Туре	Banks	Row Addressing	Column Addressing
1.CM h:h-	2Mx8	2	RA0~RA10	CA0~CA8
16M bits	1Mx16	2	RA0~RA10	CA0~CA7
	8Mx8	4	RA0~RA11	CA0~CA8
64M bits	4Mx16	4	RA0~RA11	CA0~CA7
	2Mx32	4	RA0~RA10	CA0~CA7
	16Mx8	4	RA0~RA11	CA0~CA9
128M bits	8Mx16	4	RA0~RA11	CA0~CA8
	4Mx32	4	RA0~RA11	CA0~CA7
25CM bits	32Mx8	4	RA0~RA12	CA0~CA9
256M bits	16Mx16	4	RA0~RA12	CA0~CA8
E12M bita	64Mx8	4	RA0~RA12	CA0~CA9,CA11
512M bits	32Mx16	4	RA0~RA12	CA0~CA9



#### **AHB Bus Address Mapping to SDRAM Bus**

Note: \* indicates the signal is not used; \*\* indicates the signal is fixed at logic 0 and is not used;

The HADDR prefixes have been omitted on the following tables.

MA14 ~ MA0 are the Address pins of the EBI interface;

MA14 and MA13 are also the bank selected signals of SDRAM.

#### SDRAM Data Bus Width: 32-bit

Total	Туре	RxC	R/C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	11	**	11*	22	21	20	19	18	17	16	15	14	13	12
			С	**	11	**	11*	AP	25*	10	9	8	7	6	5	4	3	2
16M	1Mx16	11x8	R	**	10	**	10*	11	21	20	19	18	17	16	15	14	13	12
			С	**	10	**	10*	AP	25*	10*	9	8	7	6	5	4	3	2
64M	8Mx8	12x9	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
			С	11	12	11*	23*	AP	25*	10	9	8	7	6	5	4	3	2
64M	4Mx16	12x8	R	11	10	11*	23	22	21	20	19	18	17	16	15	14	13	12
			С	11	10	11*	23*	AP	25*	24*	9	8	7	6	5	4	3	2
64M	2Mx32	11x8	R	11	10	11*	23*	22	21	20	19	18	17	16	15	14	13	12
			С	11	10	11*	23*	AP	25*	24*	9	8	7	6	5	4	3	2
128M*	16Mx8	12×10	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
			С	11	12	11*	23*	AP	25	10	9	8	7	6	5	4	3	2
128M	8Mx16	12x9	R	11	12	11*	23	22	21	20	19	18	17	16	15	14	13	24
120			С	11	12	11*	23*	AP	25*	10	9	8	7	6	5	4	3	2
128M	4Mx32	12x8	R	11	10	11*	23	22	21	20	19	18	17	16	15	14	13	12
	A		С	11	10	11*	23*	AP	25*	10*	9	8	7	6	5	4	3	2
256M*	32Mx8	13x10	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
	/ A.		С	11	12	24*	23*	AP	26	10	9	8	7	6	5	4	3	2
256M*	16Mx16	13x9	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
		38	С	11	12	24*	23*	AP	26*	10	9	8	7	6	5	4	3	2
512M*	64Mx8	13x11	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
	70	331	С	11	12	24*	27	AP	26	10	9	8	7	6	5	4	3	2
512M*	32Mx16	13x10	R	11	12	24	23	22	21	20	19	18	17	16	15	14	13	25
		1	С	11	12	24*	23*	AP	26	10	9	8	7	6	5	4	3	2



SDRAM Data Bus Width: 16-bit

Total	Type	RxC	R/C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	10	**	10*	21	20	19	18	17	16	15	14	13	12	11
			С	**	10	**	10*	AP	24*	9	8	7	6	5	4	3	2	1
16M	1Mx16	11x8	R	**	9	**	9*	10	20	19	18	17	16	15	14	13	12	11
			С	**	9	**	9*	AP	24*	9*	8	7	6	5	4	3	2	1
64M	8Mx8	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
64M	4Mx16	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
64M	2Mx32	11x8	R	10	9	10*	22*	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	23*	8	7	6	5	4	3	2	1
128M	16Mx8	12x10	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24	9	8	7	6	5	4	3	2	1
128M	8Mx16	12x9	R	10	11	10*	22	21	20	19	18	17	16	15	14	13	12	23
			С	10	11	10*	22*	AP	24*	9	8	7	6	5	4	3	2	1
128M	4Mx32	12x8	R	10	9	10*	22	21	20	19	18	17	16	15	14	13	12	11
			С	10	9	10*	22*	AP	24*	9*	8	7	6	5	4	3	2	1
256M*	32Mx8	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1
256M	16Mx16	13x9	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25*	9	8	7	6	5	4	3	2	1
512M	64Mx8	13x11	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	26	AP	25	9	8	7	6	5	4	3	2	1
512M	32Mx16	13x10	R	10	11	23	22	21	20	19	18	17	16	15	14	13	12	24
			С	10	11	23*	22*	AP	25	9	8	7	6	5	4	3	2	1





#### SDRAM Data Bus Width: 8-bit

	W Dat	<u> </u>		<i>a</i> ti i. C	DIC				-///	11100	1000							
Total	Туре	RxC	R/C	MA14 (BS1)	MA13 (BS0)	MA12	MA11	MA10	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0
16M	2Mx8	11x9	R	**	9	**	9*	20	19	18	17	16	15	14	13	12	11	10
			С	**	9	**	9*	AP	23*	8	7.7	6	5	4	3	2	1	0
16M	1Mx16	11x8	R	**	8	**	8*	9	19	18	17	16	15	14	13	12	11	10
			С	**	8	**	8*	AP	23*	8*	7	6	5	4	3	2	1	0
64M	8Mx8	12x9	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23*	8	7	6	5	4	3	2	1	1
64M	4Mx16	12x8	R	9	8	9*	21	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	22*	7	6	5	4	3	2	1	0
64M	2Mx32	11x8	R	9	8	9*	21*	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	22*	7	6	5	4	3	2	1	0
128M	16Mx8	12x10	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23	8	7	6	5	4	3	2	1	0
128M	8Mx16	12x9	R	9	10	9*	21	20	19	18	17	16	15	14	13	12	11	22
			С	9	10	9*	21*	AP	23*	8	7	6	5	4	3	2	1 3	0
128M	4Mx32	12x8	R	9	8	9*	21	20	19	18	17	16	15	14	13	12	11	10
			С	9	8	9*	21*	AP	23*	8*	7	6	5	4	3	2	1	0
256M	32Mx8	13x10	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24	8	7	6	5	4	3	2	1	0
256M	16Mx16	13x9	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24*	8	7	6	5	4	3	2	1	0
512M	64Mx8	13x11	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	25	AP	24	8	7	6	5	4	3	2	1	0
512M	32Mx16	13x10	R	9	10	22	21	20	19	18	17	16	15	14	13	12	11	23
			С	9	10	22*	21*	AP	24	8	7	6	5	4	3	2	1	0

#### **SDRAM Power-Up Sequence**

The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. This chip supports the function of Power-Up Sequence, that is, after system power on, the SDRAM Controller automatically executes the commands needed for Power-Up sequence and set the mode register of each bank to default value. The default value is:

- Burst Length = 1
- Burst Type = Sequential (fixed)
- CAS Latency = 2
- Write Burst Length = Burst (fixed)

The value of mode register can be changed after power up sequence by setting the value of corresponding

Publication Release Date: Jun. 18, 2010



bank's configuration register "LENGTH" and "LATENCY" bits and set the MRSET bit enable to execute the Mode Register Set command.

#### 7.4.3 EBI Register Mapping

Register	Offset	R/W	Description	Reset Value
(EBI_BA=0	xB000_1000)		90.40.	
EBICON	0xB000_1000	R/W	EBI control register	0x0001_0001
ROMCON	0xB000_1004	R/W	ROM/FLASH control register	0x0000_0FFX
SDCONFO	0xB000_1008	R/W	SDRAM bank 0 configuration register	0x0000_0800
SDCONF1	0xB000_100C	R/W	SDRAM bank 1 configuration register	0x0000_0800
SDTIMEO	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000
EXTOCON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0xB000_101C	R/W	External I/O 1 control register	0x0000_0000
EXT2CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000
CKSKEW	0xB000_102C	R/W	Clock skew control register (for testing)	0xXXXX_0048

Publication Release Date: Jun. 18, 2010



### 7.4.4 EBI Register Details

## **EBI Control Register (EBICON)**

Register	Address	R/W	Description	Reset Value
EBICON	0xB000_1000	R/W	EBI Control Register	0x0001_0001

31	30	29	28	27	26	25	24
		RESERVED	EXBE2	EXBE1	EXBEO		
23	22	21	20	19	18	17	16
		Reserved			REFEN	REFMOD	CLKEN
15	14	13	12	11	10	9	8
			REFF	RAT			12
7	6	5	4	3	2	1	0
		REFRAT	WA	ITVT	LITTLE		

Bits	Descriptions	
[26]	EXBE2	EXBE2: External IO Bank 2 Byte Enable 0: nWBE[3:0] pin is byte write strobe signal
[20]		1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
12 -		EXBE1: External IO Bank 1 Byte Enable
[25]	EXBE1	0: nWBE[3:0] pin is byte write strobe signal
[23]		1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
	10/2/20	EXBEO: External IO Bank 0 Byte Enable
[24]	EXBEO	0: nWBE[3:0] pin is byte write strobe signal
[24]	W.	1: nWBE[3:0] pin is byte enable signals, nSWE will be used as write strobe signal to SRAM
[23:19]	Reserved	Write 0 for normal operation
[18]	REFEN	Enable SDRAM refresh cycle for SDRAM bank0 & bank1  This bit set will start the auto-refresh cycle to SDRAM. The refresh rate is according to REFRAT bits.

81

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	S
[17]	REFMOD	The refresh mode of SDRAM for SDRAM bank  Defines the refresh mode type of external SDRAM bank  0 = Auto refresh mode  1 = Self refresh mode
[16]	CLKEN	Clock enable for SDRAM  Enables the SDRAM clock enable (CKE) control signal  0 = Disable (power down mode)  1 = Enable (Default)
[15:3]	REFRAT	Refresh count value for SDRAM
[2:1]	WAITVT	Valid time of nWAIT signal  This bit recognizes the nEWAIT signal at the next "nth" MCLK rising edge after the nOE or nWBE active cycle. WAITVT bits determine the n.  WAITVT [2:1] nth MCLK  0 0 1  0 1 2  1 0 3  1 1 4
[0]	LITTLE	Little Endian mode This bit always set to a logic 1 (Read Only)



# ROM/Flash Control Register (ROMCON)

Register	Address	R/W	Description	Reset Value
ROMCON	0xB000_1004	R/W	ROM/FLASH Control Register	0x0000_0FFX

					17 m 1 m 1 m		
31	30	29	28	27	26	25	24
			BASA	ADDR		100	
23	22	21	20	19	18	17	16
		BASADDR			100	SIZE	
15	14	13	12	11	10	9	8
SIZE		Reserved			tF	PA 🦠	7 6
7	6	5	4	3	2	1	0
	tA	СС		BTS	I ZE	PGN	IODE

Bits	Descriptions									
		Base Ac	Base Address Pointer of ROM/Flash Bank							
[31:19]	BASADDR	base ad	The start address is calculated as ROM/Flash bank base pointer << 18. The base address pointer together with the "SIZE" bits constitutes the whole address range of each bank.							
		Size of	ROM/FL	ASH Mem	nory					
.202			SIZE	[18:15]		Byte				
		0	0	0	0	256K				
De de		0	0	1	0	512K				
	-324	0	1	0	0	1M				
[18:15]	SIZE	0	1	1	0	2M				
16	Mr. D	1	0	0	0	4M				
	G/ 42.	1	0	1	0	8M				
	(C)	1 1 0 0				16M				
	50	20	C	Others	•	Reserved				
	10/20)	15								

83

Publication Release Date: Jun. 18, 2010




Bits	Descriptions	Descriptions										
		Page N	Page Mode Access Cycle Time									
			tPA	[11:8]		MCL K	W.	tPA	[11:8]		MCL K	
		0	0	0	0	1	1	0	0	0	10	
		0	0	0	1	2	1	0	0	1	12	
[11:8]	tPA	0	0	1	0	3	12	0	1	0	14	
		0	0	1	1	4	1	0	1	1	16	
		0	1	0	0	5	1	13	0	0	18	
		0	1	0	1	6	1	1	0	1	20	
		0	1	1	0	7	1	1	1	0	22	
		0	1	1	1	8	1	1	1	1	24	
		Access	Cycle	Time						10	B	
			tAC	C[7:4]		MCLK		tAC	C[7:4]		MCLK	
		0	0	0	0	3	1	0	0	0	10	
		0	0	0	1	3	1	0	0	1	12	
[7:4]	tACC	0	0	1	0	3	1	0	1	0	14	
[7.4]	IACC	0	0	1	1	4	1	0	1	1	16	
		0	1	0	0	5	1	1	0	0	18	
de		0	1	0	1	6	1	1	0	1	20	
		0	1	1	0	7	1	1	1	0	22	
2 -s		0	1	1	1	8	1	1	1	1	24	
	Boot ROM/FLASH Data Bus Width  This ROM/Flash bank is designed for a boot ROM. BASADDR bits do its start address. The external data bus width is determined by pasetting when booting from external ROM.											
[3:2]	BTSIZE	Š.	BTSIZE	[3:2]		Bus Width						
[5.2]	BIGIZE	0		0				8-Ł	oit			
	74	0		1				16-	bit			
	~ (3	61	Ñ.	0				32-	bit			
		400	22	1				RESE	RVED			

84


Publication Release Date: Jun. 18, 2010



Bits	Descriptions								
		Page Mode	Configuration	1 m					
		PGMOI	DE [1:0]	Mode					
F4 01	DOMODE	0 0		Normal ROM					
[1:0]	PGMODE	0	1	4 word page					
		1		8 word page					
		1	1	16 word page					



#### **ROM/FLASH Read Operation Timing**



**ROM/FLASH Page Read Operation Timing** 



#### SDRAM Configuration Register (SDCONFO/1)

The configuration registers enable software to set a number of operating parameters for the SDRAM controller. There are two configuration registers SDCONF0 or SDCONF1 for SDRAM bank 0 or bank 1 respectively. Each bank can have a different configuration.

Register	Address	R/W	Description	Reset Value
SDCONF0	0xB000_1008	R/W	SDRAM Bank 0 Configuration Register	0x0000_0800
SDCONF1	0xB000_100C	R/W	SDRAM Bank 1 Configuration Register	0x0000_0800

31	30	29	28	27	26	25	24
			(O)				
23	22	21	20	19	18	17	16
		BASADDR				RESERVED	100
15	14	13	12	11	10	9	8
MRSET	RESERVED	AUTOPR	LATE	NCY		RESERVED	5
7	6	5	4	3	2	1	0
СОМРВК	DB\	ND	COL	UMN		SIZE	

Bits	Descriptions							
[31:19]	BASADDR	Base Address Pointer of SDRAM Bank 0/1 The start address is calculated as SDRAM bank 0/1 base pointer << 18. The SDRAM base address pointer together with the "SIZE" bits constitutes the whole address range of each SDRAM bank.						
[15]	MRSET	SDRAM Mode Register Set Command for SDRAM Bank 0/1 This bit set will issue a mode register set command to SDRAM.						
[13]	AUTOPR	Auto Pre-charge Mode of SDRAM for SDRAM Bank 0/1 Enable the auto pre-charge function of external SDRAM bank 0/1 0 = Auto pre-charge 1 = No auto pre-charge						
	W.C.							
		86 Publication Release Date: Jun. 18, 201 Revision: A						



Bits	Descriptions									
			-	SDRAM Bank 0/1  Cy of external SDRAM bank	0/1					
		LATENCY [12	2:11]	MCLK						
[12:11]	LATENCY	0	0	1						
		0	1	2	$\langle \gamma \rangle_{\Delta}$					
		1	0	3	2 ° Os					
		1	1	REVERSED	000					
[7]	СОМРВК		0 = 2 banks							
		Indicates the ex	ternal , the	SDRAM Bank 0/1 data bus width connect wit assigned SDRAM access Bits	th SDRAM bank 0/1 signal is not generated i.e.					
[6:5]	DBWD	0 0		Bank disable						
		0 1		8-bit (byte)						
XX.		1 0		16-bit (half-word)						
2		1 1		32-bit (word)						
	Number of Column Address bits in SDRAM Bank 0/1 Indicates the number of column address bits in external SDRAM bank COLUMN [4:31] Bits									
[4:3]	COLUMN	0	0	8						
[]		0	1	9						
	570	1	0	10						
	186	51	1	11						

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions									
		Size of SDRAM Bank 0/1 Indicates the memory size of external SDRAM bank 0/1								
		SI	ZE [2	2:0]	Size of SDRAM (Byte)					
		0	0	0	Bank disable	2				
		0	0	1	2M	(A)				
[2:0]	SIZE	0	1	0	4M	2 C2				
		0	1	1	8M	SALL				
		1	0	0	16M	ST. O"				
		1	0	1	32M					
		1	1	0	64M	(a) Tilling				
		1	1	1	128M					

88



## SDRAM Timing Control Register (SDTIMEO/1)

Register	Address	R/W	Description	Reset Value
SDTIME0	0xB000_1010	R/W	SDRAM bank 0 timing control register	0x0000_0000
SDTIME1	0xB000_1014	R/W	SDRAM bank 1 timing control register	0x0000_0000

					7/77			
31	30	29	28	27	26	25	24	
			7/2	0				
23	22	21	20	19	18	17	16	
15	14	13	12	11	10	9	8	
		Reserved			tRCD			
7	6	5	4	3	2	1	0	
tR	DL				tRAS	6		

Bits	Descriptions										
		SDRAN	SDRAM Bank 0/1, /RAS to /CAS Delay								
		tR	CD [10	:8]	MCLK						
		0	0	0	1						
		0	0	1	2						
[10:8]	+D0D	0	1	0	3						
	tRCD	0	1	1	4						
	AT .C	1	0	0	5						
		1	0	1	6						
		1	1	0	7						
		1	1	1	8						
	(h) (s)	SDRAN	/I Bank	Command							
	5700	tR	DL [7:	6]	MCLK						
[7.6]	1001 X	0	b	0	1	7					
[7:6]	tRDL	0	3)6	1	2						
		(0)1		0	3	1					
		~1	1	)1	4						

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Description	าร				
		SDRAN	/I Bank			
		tl	RP [5:3	3]	MCLK	
		0			1	
	5:3] <b>tRP</b>	0	0	1	2	
[[.2]		0	1	0	3	$\mathcal{O}_{\wedge}$
[5:3] <b>tRP</b>	0	1	1	4	1 Ch	
		1	0	0	5	0 6
		1	0	1	6	25 0
		1	1	0	7	
		1	1	1	8	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
		SDRAN	/I Bank	0/1, R	low Active Time	187 D
		tR	AS [2:	0]	MCLK	075
		0	0	0	1	
		0	0	1	2	
[2.0]	+DAC	0	1	0	3	
[2:0]	tRAS	0	1	1	4	
		1	0	0	5	
		1	0	1	6	
		1	1	0	7	
		1	1	1	8	




Fig. Access timing 1 of SDRAM




Fig. Access timing 2 of SDRAM



# External I/O Control Registers (EXTOCON – EXT2CON)

Register	Address	R/W	Description	Reset Value
EXT0CON	0xB000_1018	R/W	External I/O 0 control register	0x0000_0000
EXT1CON	0XB000_101C	R/W	External I/O 1 control register	0x0000_0000
EXT3CON	0xB000_1020	R/W	External I/O 2 control register	0x0000_0000

			-11/1 N-11				
31	30	29	28	27	26	25	24
			ADDR		20)	2	
23	22	21	20	19	18	17	16
		BASADDR	SIZE				
15	14	13	12	11	10	9	8
ADRS		tA	СС			tCOH	-07P
7	6	5	4	3	2	1	0
	tACS			tCOS DBWD			

Bits	Descriptions									
		Base Address Pointer of External I/O Bank 0~2								
[31:19]	BASADDR	pointer	The start address of each external I/O bank is calculated as "BASADDR" base pointer $<< 18$ . Each external I/O bank base address pointer together with the SIZE" bits constitutes the whole address range of each external I/O bank.							
7		The Si	ze of th	ne Exter	nal I/O Bank 0	~2				
		SIZE [18:16]			Byte	7				
	200	0	0	0	256K	7				
	X	0	0	1	512K					
		0	1	0	1M					
[18:16]	SIZE	0	1	1	2M					
	90.4	1	0	0	4M					
	38 ^	1	0	1	8M					
	(0)	10	1	0	16M					
	9	701	251	1	Reserved	1				

Publication Release Date: Jun. 18, 2010



Bits	Descriptions												
		Addres	s Bus	Alignm	ent fo	External I	'O Ban	k 0~2					
[15]	ADRS	When <b>ADRS</b> is set, EBI bus is alignment to byte address format, and ignores <b>DBWD</b> [1:0] setting.											
		Access	Access Cycles (nOE or nSWE active time) for External I/O Bank 0~2										
			tACC[	14:11]		MCLK	100	tACC[	14:11]		MCLK		
		0	0	0	0	Reversed	15	0	0	0	9		
		0	0	0	1	1	1	0	0	1	11		
[14:11]	tACC	0	0	1	0	2	1	0	1(	0	13		
[14.11]	IAGO	0	0	1	1	3	1	0	01	1	15		
		0	1	0	0	4	1	1	0	0	17		
		0	1	0	1	5	1	1	0	13	19		
		0	1	1	0	6	1	1	1	0	21		
		0	1	1	1	7	1	1	1	1	23		
	tCOH	Chip Selection Hold-On Time on nOE or nWBE for External I/O Bank									Bank 0~2		
		tCC	)H [10	:8]	MCLK								
		0	0	0	0								
		0	0	1	1								
[10:8]		0	1	0	2								
[10.0]		0	1	1	3								
		1	0	0		4							
		1	0	1		5							
		1	1	0		6							
	201	1	1	1		7							
					93	Pu	ıblicatio	on Relea	ase Dat		18, 2010 vision: A4		



Bits	Description	ıs				
		Addres	ss Set-	up Be	efore nECS for Exter	nal I/O bank 0~2
		t A	CS [7:	5]	MCLK	D.
		0	0	0	0	*.3K
		0	0	1	1	3 Azi
[7.5]	tACS	0	1	0	2	(U) (V)
[7:5]	IACS	0	1	1	3	The Co
		1	0	0	4	Car La
		1	0	1	5	20 0
		1	1	0	6	
		1	1	1	7	
		Chip S	electio	n Set	-up Time on nOE or	nWBE for External I/O Bank 0~2
					onfigured, the access tew signal is activated.	to its bank stretches chip selection time
		tCOS [4:2]		MCLK		
		0	0	0	0	
		0	0	1	1	
[4:2]	tCOS	0	1	0	2	
		0	1	1	3	
aller .		1	0	0	4	
**		1	0	1	5	
h A	5	1	1	0	6	
	38	1	1	1	7	
80	701	Progra	mmab	le Da	ta Bus Width for Ex	ternal I /O Bank 0~2
1	Sec. 16.	DBW	/D [1:0	) \	Width of Data Bus	
	3 12 12 1	0	0		Disable bus	
[1:0]	DBWD	0	1		8-bit	
	50	2,1	0		16-bit	
	35	0	_ 1		32-bit	




Fig. External I/O Write operation timing




Fig. External I/O Read operation timing

95

Publication Release Date: Jun. 18, 2010



#### Clock Skew Control Register (CKSKEW)

Register	Address	R/W	Description	Reset Value
CKSKEW	0xB000_102C	R/W	Clock Skew Control Register	0xXXXX_0048

31	30	29	28	27	26	25	24				
			Rese	erved		~ U)					
23	22	21	20	19	18	17	16				
Reserved											
15	14	13	12	11	10	9	8				
			Reserved			10	SWPON				
7	6	5	4	3	2	1	0				
	DLH_CL	K_SKEW			MCLK	_O_D	TO STATE				

Bits	Descriptions	Descriptions					
[8]	SWPON	SDRAM Initialization by Software Trigger Set this bit will issue a SDRAM power on default setting command, this bit will be auto-clear by hardware					
[7:4]	DLH_CLK_SKEW	Data Latch Clock Skew Adjustment					
[3:0]	MCLK_O_D	MCLK Output Delay Adjustment					

#### 7.5 Ethernet MAC Controller

#### Overview

This chip provides an Ethernet MAC Controller (EMC) for WAN/LAN application. This EMC has its DMA controller, transmit FIFO, and receive FIFO.

The Ethernet MAC controller consists of IEEE 802.3/Ethernet protocol engine with internal CAM function for Ethernet MAC address recognition, Transmit-FIFO, Receive-FIFO, TX/RX state machine controller and status controller. The EMC only supports RMII (Reduced MII) interface to connect with PHY operating on 50MHz REF\_CLK.

Publication Release Date: Jun. 18, 2010



#### **Features**

- Supports IEEE Std. 802.3 CSMA/CD protocol.
- Supports both half and full duplex for 10M/100M bps operation.
- Supports RMII interface.
- Supports MII Management function.
- Supports pause and remote pause function for flow control.
- Supports long frame (more than 1518 bytes) and short frame (less than 64 bytes) reception.
- Supports 16 entries CAM function for Ethernet MAC address recognition.
- Supports internal loop back mode for diagnostic.
- Supports 256 bytes embedded transmit and receive FIFO.
- Supports DMA function.

#### **EMC Descriptors**

A link-list data structure named as descriptor is used to keep the control, status and data information of each frame. Through the descriptor, CPU and EMC exchange the information for frame reception and transmission.

Two different descriptors are defined in NUC950ADN. One named as Rx descriptor for frame reception and the other names as Tx descriptor for frame transmission. Each Rx descriptor consists of four words. There is much information kept in the descriptors and details are described as below.

Publication Release Date: Jun. 18, 2010



#### 7.5.1.1 Rx Buffer Descriptor

3 3 2		1 1/24 \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
1 0 9		6 5	0		
0	Rx Status	Receive Byte Count			
	Receive Buffer Starting Address				
	Re	served			
	Next Rx Descrip	tor Starting Address			

### **Rx Descriptor Word 0**

31	30	29	28	27	26	25	24	
Owner				Rese	Reserved		~\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
23	22	21	20	19	18	17	16	
Reserved	RP	ALIE	RXGD	PTLE	Reserved	CRCE	RXINTR	
15	14	13	12	11	10	9	8	
	RBC							
7	6	5	4	3	2	1	0	
RBC								

Bits C	Descriptions	
	<b>Owner</b>	Ownership  The ownership field defines which one, the CPU or EMC, is the owner of each Rx descriptor. Only the owner has right to modify the Rx descriptor and the others can read the Rx descriptor only.  O0: The owner is CPU  O1: Undefined  10: The owner is EMC  11: Undefined  If the O=2'b10 indicates the EMC RxDMA is the owner of Rx descriptor and the Rx descriptor is available for frame reception. After the frame reception completed, if the frame needed NAT translation, EMC RxDMA modify ownership field to 2'b11. Otherwise, the ownership field will be modified to 2'b00.  If the O=2'b00 indicates the CPU is the owner of Rx descriptor. After the CPU completes processing the frame, it modifies the ownership field to



Bits	Descriptions	
[29:23]	Rx Status	Receive Status  This field keeps the status for frame reception. All status bits are updated by EMC. In the receive status, bits 29 to 23 are undefined and reserved for the future.
[22]	RP	Runt Packet  The RP indicates the frame stored in the data buffer pointed by Rx descriptor is a short frame (frame length is less than 64 bytes).  1'b0: The frame is not a short frame.  1'b1: The frame is a short frame.
[21]	ALIE	Alignment Error  The ALIE indicates the frame stored in the data buffer pointed by Rx descriptor is not a multiple of byte.  1'b0: The frame is a multiple of byte.  1'b1: The frame is not a multiple of byte.
[20]	RXGD	Frame Reception Complete  The RXGD indicates the frame reception has completed and stored in the data buffer pointed by Rx descriptor.  1'b0: The frame reception not complete yet.  1'b1: The frame reception completed.
[19]	PTLE	Packet Too Long The PTLE indicates the frame stored in the data buffer pointed by Rx descriptor is a long frame (frame length is greater than 1518 bytes).  1'b0: The frame is not a long frame.  1'b1: The frame is a long frame.
[17]	CRCE	CRC Error  The CRCE indicates the frame stored in the data buffer pointed by Rx descriptor incurred CRC error.  1'b0: The frame doesn't incur CRC error.  1'b1: The frame incurred CRC error.



Bits	Descriptions	Descriptions			
[16]	RXINTR	Receive Interrupt  The RXINTR indicates the frame stored in the data buffer pointed by Rx descriptor caused an interrupt condition.  1'b0: The frame doesn't cause an interrupt.  1'b1: The frame caused an interrupt.			
[15:0]	RBC	Receive Byte Count  The RBC indicates the byte count of the frame stored in the data buffer pointed by Rx descriptor. The four bytes CRC field is also included in the receive byte count. But if the SPCRC of register MCMDR is enabled, the four bytes CRC field will be excluded from the receive byte count.			



## **Rx Descriptor Word 1**

				Y   / A \ 6 \ 6					
31	30	29	28	27	26	25	24		
RXBSA									
23	22	21	20	19	18	17	16		
	RXBSA								
15	14	13	12	11	10	9	8		
	RXBSA								
7	6	5	4	3	2	1	0		
RXBSA					B	0			

Bits	Descriptions	
[31:2]	RXBSA	Receive Buffer Starting Address  The RXBSA indicates the starting address of the receive frame buffer.  The RXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the receive frame buffer always located at word boundary.
[1:0]	во	Byte Offset  The BO indicates the byte offset from RXBSA where the received frame begins to store. If the BO is 2'b01, the starting address where the received frame begins to store is RXBSA+2'b01, and so on.

Publication Release Date: Jun. 18, 2010



#### **Rx Descriptor Word 2**

				Y   / A \ 6 \ 6					
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
			Rese	rved		200	0)~		

The Rx descriptor word 2 keeps obsolete information for MAC translation. Therefore, these information bits are undefined and should be ignored.



## **Rx Descriptor Word 3**

				MILAN BUILD					
31	30	29	28	27	26	25	24		
NRXDSA									
23	22	21	20	19	18	17	16		
	NRXDSA								
15	14	13	12	11	10	9	8		
NRXDSA									
7	6	5	4	3	2	1	0		
NRXDSA					200	0)~			

Bits	Descriptions	
		Next Rx Descriptor Starting Address
[31:0]	NRXDSA	The Rx descriptor is a link-list data structure. Consequently, NRXDSA is used to keep the starting address of the next Rx descriptor. The bits [1:0] will be ignored by EMC. So, all Rx descriptor must locate at word boundary memory address.

#### 7.5.1.2 Tx Buffer Descriptor

Tx Status Transmit Byte Count  Next Tx Descriptor Starting Address							
	Transmit Buffer Sta	rting Addr				В	0
О	O Reserved					С	Р
1 0	6	5		3	2	1	0
3 3	1	1					



## **Tx Descriptor Word 0**

				VIVAN PRO			
31	30	29	28	27	26	25	24
Owner	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved				IntEn	CRCApp	PadEn	

Bits	Descriptions					
[31]	Owner	Ownership  The ownership field defines which one, the CPU or EMC, is the owner of each Tx descriptor. Only the owner has right to modify the Tx descriptor and the other can read the Tx descriptor only.  0: The owner is CPU  1: The owner is EMC  If the O=1'b1 indicates the EMC TxDMA is the owner of Tx descriptor and the Tx descriptor is available for frame transmission. After the frame transmission completed, EMC TxDMA modify ownership field to 1'b0 and return the ownership of Tx descriptor to CPU.  If the O=1'b0 indicates the CPU is the owner of Tx descriptor. After the CPU prepares new frame to wait transmission, it modifies the ownership field to 1'b1 and releases the Tx descriptor to EMC TxDMA.				
[2]	Inten	Transmit Interrupt Enable  The IntEn controls the interrupt trigger circuit after the frame transmission completed. If the IntEn is enabled, the EMC will trigger interrupt after frame transmission completed. Otherwise, the interrupt doesn't be triggered.  1'b0: Frame transmission interrupt is masked.  1'b1: Frame transmission interrupt is enabled.				

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[1]	CRCApp	CRC Append  The CRCApp control the CRC append during frame transmission. If CRCApp is enabled, the 4-bytes CRC checksum will be appended to frame at the end of frame transmission.  1'b0: 4-bytes CRC appending is disabled.  1'b1: 4-bytes CRC appending is enabled.
[0]	PadEN	Padding Enable  The PadEN control the PAD bits appending while the length of transmission frame is less than 60 bytes. If PadEN is enabled, EMC does the padding automatically.  1'b0: PAD bits appending is disabled.  1'b1: PAD bits appending is enabled.



# **Tx Descriptor Word 1**

				MILAN BUILD			
31	30	29	28	27	26	25	24
TXBSA							
23	22	21	20	19	18	17	16
TXBSA							
15	14	13	12	11	10	9	8
TXBSA							
7	6	5	4	3	2	1	0
TXBSA					( B	0	

Bits	Descriptions	
[31:2]	TXBSA	Transmit Buffer Starting Address  The TXBSA indicates the starting address of the transmit frame buffer. The TXBSA is used to be the bit 31 to 2 of memory address. In other words, the starting address of the transmit frame buffer always located at word boundary.
[1:0]	во	Byte Offset  The BO indicates the byte offset from TXBSA where the transmit frame begins to read. If the BO is 2'b01, the starting address where the transmit frame begins to read is TXBSA+2'b01, and so on.

Publication Release Date: Jun. 18, 2010



# **Tx Descriptor Word 2**

				VIIIAN END			
31	30	29	28	27	26	25	24
CCNT				Reserved	SQE	PAU	TXHA
23	22	21	20	19	18	17	16
LC	TXABT	NCS	EXDEF	TXCP	Reserved	DEF	TXINTR
15	14	13	12	11	10	9	8
TBC 50							
7	6	5	4	3	2	1	0
			Т	ВС		200	(0)

Bits	Descriptions	
[31:28]	CCNT	Collision Count  The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.
[26]	SQE	SQE Error  The SQE indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode.  1'b0: No SQE error found at end of packet transmission.  1'b0: SQE error found at end of packet transmission.
[25]	PAU	Transmission Paused  The PAU indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out.  1'b0: Next normal packet transmission process will go on.  1'b1: Next normal packet transmission process will be paused.

107

Publication Release Date: Jun. 18, 2010



Bits	Descriptions					
[24]	TXHA  P Transmission Halted  The TXHA indicates the next normal packet transmission process halted because the bit TXON of MCMDR is disabled be S/W.  1'b0: Next normal packet transmission process will go on.  1'b1: Next normal packet transmission process will be halted.					
[23]	LC	Late Collision  The LC indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode.  1'b0: No collision occurred in the outside of 64 bytes collision window.  1'b1: Collision occurred in the outside of 64 bytes collision window.				
[22]	ТХАВТ	Transmission Abort  The TXABT indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.  1'b0: Packet doesn't incur 16 consecutive collisions during transmission.  1'b1: Packet incurred 16 consecutive collisions during transmission.				
[21]	NCS	No Carrier Sense  The NCS indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode.  1'b0: CRS signal actives correctly.  1'b1: CRS signal doesn't active at the start of or during the packet transmission.				
[20]	EXDEF	Defer Exceed  The EXDEF indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode.  1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).  1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).				

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[19]	ТХСР	Transmission Complete The TXCP indicates the packet transmission has completed correctly. 1'b0: The packet transmission doesn't complete. 1'b1: The packet transmission has completed.
[17]	DEF	Transmission Deferred  The DEF indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode.  1'b0: Packet transmission doesn't defer.  1'b1: Packet transmission has deferred once.
[16]	TXINTR	Transmit Interrupt The TXINTR indicates the packet transmission caused an interrupt condition.  1'b0: The packet transmission doesn't cause an interrupt.  1'b1: The packet transmission caused an interrupt.
[15:0]	твс	Transmit Byte Count  The TBC indicates the byte count of the frame stored in the data buffer pointed by Tx descriptor for transmission.



# **Tx Descriptor Word 3**

				VILAL CO				
31	30	29	28	27	26	25	24	
NTXDSA								
23	22	21	20	19	18	17	16	
NTXDSA								
15	14	13	12	11	10	9	8	
NTXDSA								
7	6	5	4	3	2	1	0	
NTXDSA								

Bits	Descriptions	
		Next Tx Descriptor Starting Address
[31:0]	NTXDSA	The Tx descriptor is a link-list data structure. Consequently, NTXDSA is used to keep the starting address of the next Tx descriptor. The bits [1:0] will be ignored by EMC. So, all Tx descriptor must locate at word boundary memory address.

Publication Release Date: Jun. 18, 2010



#### 7.5.2 **EMC Register Mapping**

The EMC implements many registers and the registers are separated into three types, the control registers, the status registers and diagnostic registers. The control registers are used by S/W to pass control information to EMC. The status registers are used to keep EMC operation status for S/W.

#### **EMC Registers**

Register	Address	R/W	Description	Reset Value
EMC_BA =	= 0xB000_3000			
Control Reg	gisters (44)		7	9/10/
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000
САМОМ	0xB000_3008	R/W	CAM0 Most Significant Word Register	0x0000_0000
CAMOL	0xB000_300C	R/W	CAM0 Least Significant Word Register	0x0000_0000
CAM1M	0xB000_3010	R/W	CAM1 Most Significant Word Register	0x0000_0000
CAM1L	0xB000_3014	R/W	CAM1 Least Significant Word Register	0x0000_0000
CAM2M	0xB000_3018	R/W	CAM2 Most Significant Word Register	0x0000_0000
CAM2L	0xB000_301C	R/W	CAM2 Least Significant Word Register	0x0000_0000
САМЗМ	0xB000_3020	R/W	CAM3 Most Significant Word Register	0x0000_0000
CAM3L	0xB000_3024	R/W	CAM3 Least Significant Word Register	0x0000_0000
CAM4M	0xB000_3028	R/W	CAM4 Most Significant Word Register	0x0000_0000
CAM4L	0xB000_302C	R/W	CAM4 Least Significant Word Register	0x0000_0000
САМ5М	0xB000_3030	R/W	CAM5 Most Significant Word Register	0x0000_0000
CAM5L	0xB000_3034	R/W	CAM5 Least Significant Word Register	0x0000_0000
CAM6M	0xB000_3038	R/W	CAM6 Most Significant Word Register	0x0000_0000
CAM6L	0xB000_303C	R/W	CAM6 Least Significant Word Register	0x0000_0000
САМ7М	0xB000_3040	R/W	CAM7 Most Significant Word Register	0x0000_0000
CAM7L	0xB000_3044	R/W	CAM7 Least Significant Word Register	0x0000_0000
CAM8M	0xB000_3048	R/W	CAM8 Most Significant Word Register	0x0000_0000
CAM8L	0xB000_304C	R/W	CAM8 Least Significant Word Register	0x0000_0000
САМ9М	0xB000_3050	R/W	CAM9 Most Significant Word Register	0x0000_0000
CAM9L	0xB000_3054	R/W	CAM9 Least Significant Word Register	0x0000_0000

111

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
CAM10M	0xB000_3058	R/W	CAM10 Most Significant Word Register	0x0000_0000
CAM10L	0xB000_305C	R/W	CAM10 Least Significant Word Register	0x0000_0000
CAM11M	0xB000_3060	R/W	CAM11 Most Significant Word Register	0x0000_0000
CAM11L	0xB000_3064	R/W	CAM11 Least Significant Word Register	0x0000_0000
CAM12M	0xB000_3068	R/W	CAM12 Most Significant Word Register	0x0000_0000
CAM12L	0xB000_306C	R/W	CAM12 Least Significant Word Register	0x0000_0000
CAM13M	0xB000_3070	R/W	CAM13 Most Significant Word Register	0x0000_0000
CAM13L	0xB000_3074	R/W	CAM13 Least Significant Word Register	0x0000_0000
CAM14M	0xB000_3078	R/W	CAM14 Most Significant Word Register	0x0000_0000
CAM14L	0xB000_307C	R/W	CAM14 Least Significant Word Register	0x0000_0000
CAM15M	0xB000_3080	R/W	CAM15 Most Significant Word Register	0x0000_0000
CAM15L	0xB000_3084	R/W	CAM15 Least Significant Word Register	0x0000_0000
TXDLSA	0xB000_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFFC
RXDLSA	0xB000_308C	R/W	Receive Descriptor Link List Start Address Reg.	0xFFFF_FFFC
MCMDR	0xB000_3090	R/W	MAC Command Register	0x0000_0000
MIID	0xB000_3094	R/W	MII Management Data Register	0x0000_0000
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined
DMARFC	0xB000_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800
MIEN	0xB000_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000
Status Regi	sters (11)			
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000
MPCNT	0xB000_30B8	R/W	Missed Packet Count Register	0x0000_7FFF
MRPC	0xB000_30BC	R	MAC Receive Pause Count Register	0x0000_0000
MRPCC	0xB000_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000
MREPC	0xB000_30C4	R	MAC Remote Pause Count Register	0x0000_0000
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000
CTXDSA	0xB000_30CC	R	Current Transmit Descriptor Start Address Reg.	0x0000_0000
CTXBSA	0xB000_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000

112

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
CRXDSA	0xB000_30D4	R	Current Receive Descriptor Start Address Reg.	0x0000_0000
CRXBSA	0xB000_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000

#### 7.5.3 EMC Register Details

### **CAM Command Register (CAMCMR)**

The EMC of NUC950ADN supports CAM function for destination MAC address recognition. The CAMCMR control the CAM comparison function, and unicast, multicast, and broadcast packet reception.

Register	Address	R/W	Description	Reset Value
CAMCMR	0xB000_3000	R/W	CAM Command Register	0x0000_0000

30	29	28	27	26	25	24			
Reserved									
22	21	20	19	18	17	16			
Reserved									
14	13	12	11	10	9	8			
Reserved									
6	5	4	3	2	1	0			
Reserved RMII			CCAM	ABP	AMP	AUP			
	22 14 6	22 21 14 13 6 5	Rese  22 21 20  Rese  14 13 12  Rese  6 5 4	Reserved  22 21 20 19  Reserved  14 13 12 11  Reserved  6 5 4 3	Reserved  22 21 20 19 18  Reserved  14 13 12 11 10  Reserved  6 5 4 3 2	Reserved  22 21 20 19 18 17  Reserved  14 13 12 11 10 9  Reserved  6 5 4 3 2 1			

Bits	Descrip	escriptions						
[5]	RMII	Enable RMII Input Data Sampled by Negative Edge of REFCLK  1'b0: PHY_CRSDV and PHY_RXD[1:0] are sampled by the positive edge of REFCLK  1'b1: PHY_CRSDV and PHY_RxD[1:0] are sampled by the negative edge of REFCLK						
[4]	ЕСМР	Enable CAM Compare  The ECMP controls the enable of CAM comparison function for destination MAC address recognition. If S/W wants to receive a packet with specific destination MAC address, configures the MAC address into anyone of 16 CAM entries, then enables that CAM entry and set ECMP to 1.  1'b0: Disable CAM comparison function for destination MAC address recognition.  1'b1: Enable CAM comparison function for destination MAC address recognition.						

Publication Release Date: Jun. 18, 2010



Bits	Descripti	ons
		Complement CAM Compare
[3]	ССАМ	The CCAM controls the complement of the CAM comparison result. If the ECMP and CCAM are both enabled, the incoming packet with specific destination MAC address configured in CAM entry will be dropped. And the incoming packet with destination MAC address doesn't configured in any CAM entry will be received.  1'b0: The CAM comparison result doesn't be complemented.
		1'b1: The CAM comparison result will be complemented.
		Accept Broadcast Packet
[2]	АВР	The ABP controls the broadcast packet reception. If ABP is enabled, EMC receives all incoming packet its destination MAC address is a broadcast address.
		1'b0: EMC receives packet depends on the CAM comparison result.
		1'b1: EMC receives all broadcast packets.
		Accept Multicast Packet
[1]	АМР	The AMP controls the multicast packet reception. If AMP is enabled, EMC receives all incoming packet its destination MAC address is a multicast address.
		1'b0: EMC receives packet depends on the CAM comparison result.
		1'b1: EMC receives all multicast packets.
	AUP	Accept Unicast Packet
[0]		The AUP controls the unicast packet reception. If AUP is enabled, EMC receives all incoming packet its destination MAC address is a unicast address.
200		1'b0: EMC receives packet depends on the CAM comparison result.
		1'b1: EMC receives all unicast packets.

#### **CAMCMR Setting and Comparison Result**

The following table is the address recognition result in different CAMCMR configuration. The column Result shows the incoming packet type that can pass the address recognition in specific CAM configuration. The C, U, M and B represents the:

- C: It indicates the destination MAC address of incoming packet has been configured in CAM entry.
- *U*: It indicates the incoming packet is a unicast packet.
- M: It indicates the incoming packet is a multicast packet.
- B: It indicates the incoming packet is a broadcast packet.

Publication Release Date: Jun. 18, 2010



ECMP	CCAM	AUP	AMP	ABP	Re	sult		
0	0	0	0	0	No	Pac	ket	
0	0	0	0	1	В			
0	0	0	1	0	М			
0	0	0	1	1	М	В		10
0	0	1	0	0	С	U		20
0	0	1	0	1	С	U	В	11
0	0	1	1	0	С	U	М	5)
0	0	1	1	1	С	U	М	В
0	1	0	0	0	С	U	М	В
0	1	0	0	1	С	U	М	В
0	1	0	1	0	С	U	М	В
0	1	0	1	1	С	U	М	В
0	1	1	0	0	С	U	М	В
0	1	1	0	1	С	U	М	В
0	1	1	1	0	С	U	М	В
0	1	1	1	1	С	U	М	В
1	0	0	0	0	С			
1	0	0	0	1	С	В		
1	0	0	1	0	С	М		
1	0	0	1	1	С	Ν	В	
1	0	1	0	0	С	U		
1	0	1	0	1	С	U	В	
1	0	1	1	0	С	U	М	
1	0	1	1	1	С	U	М	В
1	1	0	0	0	U	М	В	
1	1	0	0	1	U	М	В	
1	1	0	1	0	U	М	В	
1	1	0	1	1	U	М	В	
1	1	1	0	0	С	U	М	В
1	1	1	0	1	С	U	М	В
1	1	1	1	0	С	U	М	В
1	1	1	1	1	С	U	М	В

115

Publication Release Date: Jun. 18, 2010



### **CAM Enable Register (CAMEN)**

The CAMEN controls the validation of each CAM entry. Each CAM entry must be enabled first before it can participate in the destination MAC address recognition.

Register	Address	R/W	Description	Reset Value
CAMEN	0xB000_3004	R/W	CAM Enable Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
CAM15EN	CAM14EN	CAM13EN	CAM12EN	CAM11EN	CAM10EN	CAM9EN	CAM8EN		
7 6 5 4 3 2 1 0							0		
CAM7EN	CAM6EN	CAM5EN	CAM4EN	CAM3EN	CAM2EN	CAM1EN	CAMOEN		

Bits	Descriptions						
[x]	CAMxEN	CAM Entry x Enable  The CAMxEN controls the validation of CAM entry x. The x can be 0 to 15.  The CAM entry 13, 14 and 15 are for PAUSE control frame transmission. If S/W wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM entries all must be enabled first.  1'b0: CAM entry x is disabled.  1'b1: CAM entry x is enabled.					

Publication Release Date: Jun. 18, 2010



### **CAM Entry Registers (CAMxx)**

In the EMC of NUC950ADN, there are 16 CAM entries. In these 16 CAM entries, 13 entries (entry  $0\sim12$ ) are to keep destination MAC address for packet recognition, and the other 3 entries (entry  $13\sim15$ ) are for PAUSE control frame transmission. Each CAM entry consists of 6 bytes. Consequently, 2 register ports are needed for each CAM entry.

For packet recognition, a register pair {CAMxM, CAMxL} represents a CAM entry and can keep a destination MAC address. The corresponding CAM enable bit CAMxEN of CAMEN register is also needed be enabled. The x can be the 0 to 12.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, enable the bit SDPZ of MCMDR register.

Register	Address	R/W	Description	Reset Value
CAMOM	0xB000_3008		CAM0 Most Significant Word Register	0x0000_0000
CAM0L :	0xB000_300C :	R/W	CAM0 Least Significant Word Register	0x0000_0000 :
CAM15M	0xB000_3080	,	:	0x0000_0000
CAM15L	15L 0xB000_3084		CAM15 Most Significant Word Register	0x0000_0000
			CAM15 Least Significant Word Register	

Publication Release Date: Jun. 18, 2010



#### **CAMxM**

31	30	29	28	27	26	25	24		
	MAC Address Byte 5 (MSB)								
23	22	21	20	19	18	17	16		
	MAC Address Byte 4								
15	14	13	12	11	10	9	8		
MAC Address Byte 3									
7	6	5	4	3	2	1	0		
	MAC Address Byte 2								

Bits	Descriptions					
[31:0]	САМхМ	CAMx Most Significant Word  The CAMxM keeps the bit 47~16 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.				

118

Publication Release Date: Jun. 18, 2010



#### **CAMxL**

31	30	29	28	27	26	25	24		
MAC Address Byte 1									
23	22	21	20	19	18	17	16		
MAC Address Byte 0 (LSB)									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
Reserved						100			

Bits	Descriptio	ns
[31:0]	CAMxL	CAMx Least Significant Word  The CAMxL keeps the bit 15~0 of MAC address. The x can be the 0~14. The register pair {CAMxM, CAMxL} represents a CAM entry and can keep a MAC address. For example, if the MAC address 00-50-BA-33-BA-44 is kept in CAM entry 1, the register CAM1M is 32'h0050_BA33 and CAM1L is 32'hBA44_0000.

Publication Release Date: Jun. 18, 2010



#### CAM15M

				VIIIAN BYOM					
31	30	29	28	27	26	25	24		
Length/Type (MSB)									
23	22	21	20	19	18	17	16		
			Length	n/Type	1631 A				
15	14	13	12	11	10	9	8		
OP-Code (MSB)									
7	6	5	4	3	2	1	0		
OP-Code									

Bits	Descriptions	
[31:16]	Length/Type	Length/Type Field of PAUSE Control Frame  In the PAUSE control frame, a length/type field is defined and will be 16'h8808.
[15:0]	OP-Code	OP Code Field of PAUSE Control Frame In the PAUSE control frame, an op code field is defined and will be 16'h0001.

Publication Release Date: Jun. 18, 2010



#### CAM15L

					Annual Control of the				
31	30	29	28	27	26	25	24		
Operand (MSB)									
23	22	21	20	19	18	17	16		
Operand									
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
Reserved						10%			

Bits	Descriptions	
[31:16]	Operand	Pause Parameter  In the PAUSE control frame, an operand field is defined and controls how much time the destination Ethernet MAC Controller is paused. The unit of the operand is the slot time, the 512 bits time.

Publication Release Date: Jun. 18, 2010



### Transmit Descriptor Link List Start Address Register (TXDLSA)

The Tx descriptor defined in EMC is a link-list data structure. The TXDLSA keeps the starting address of this link-list. In other words, the TXDLSA keeps the starting address of the  $1^{\rm st}$  Tx descriptor. S/W must configure TXDLSA before enable bit TXON of MCMDR register.

Register	Address	R/W	Description	Reset Value
TXDLSA	0xB000_3088	R/W	Transmit Descriptor Link List Start Address Register	0xFFFF_FFFC

						- 11	
31	30	29	28	27	26	25	24
	TXDLSA						
23	22	21	20	19	18	17	16
			TXD	LSA			
15	14	13	12	11	10	9	8
			TXD	LSA			12
7	6	5	4	3	2	1	0
	TXDLSA						

Bits	Descriptions	
[31:0]	TXDLSA	Transmit Descriptor Link-List Start Address  The TXDLSA keeps the start address of transmit descriptor link-list. If the S/W enables the bit TXON of MCMDR register, the content of TXDLSA will be loaded into the current transmit descriptor start address register (CTXDSA). The TXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of TXDLSA. This means that each Tx descriptor always must locate at word boundary memory address.

122

Publication Release Date: Jun. 18, 2010



### Receive Descriptor Link List Start Address Register (RXDLSA)

The Rx descriptor defined in EMC is a link-list data structure. The RXDLSA keeps the starting address of this link-list. In other words, the RXDLSA keeps the starting address of the 1<sup>st</sup> Rx descriptor. S/W must configure RXDLSA before enable bit RXON of MCMDR register.

Register	Address	R/W	Description	Reset Value
RXDLSA	0xB000_308C	R/W	Receive Descriptor Link List Start Address Register	0xFFFF_FFFC

					2.1	- 11	
31	30	29	28	27	26	25	24
RXDLSA							200
23	22	21	20	19	18	17	16
	RXDLSA						
15	14	13	12	11	10	9	8
			RXD	LSA			12
7	6	5	4	3	2	1	0
	RXDLSA						

Bits	Descriptions	
[31:0]	RTXDLSA	Receive Descriptor Link-List Start Address  The RXDLSA keeps the start address of receive descriptor link-list. If the S/W enables the bit RXON of MCMDR register, the content of RXDLSA will be loaded into the current receive descriptor start address register (CRXDSA). The RXDLSA doesn't be updated by EMC. During the operation, EMC will ignore the bits [1:0] of RXDLSA. This means that each Rx descriptor always must locate at word boundary memory address.

123

Publication Release Date: Jun. 18, 2010



### **MAC Command Register (MCMDR)**

The MCMDR provides the control information for EMC. Some command settings affect both frame transmission and reception, such as bit FDUP, the full/half duplex mode selection, or bit OPMOD, the 100/10M bps mode selection. Some command settings control frame transmission and reception separately, likes bit TXON and RXON.

Register	Address	R/W	Description	Reset Value
MCMDR	0xB000_3090	R/W	MAC Command Register	0x0000_0000

0.4	0.0	00	0.0	0.7	0.4	0.5	0.4
31	30	29	28	27	26	25	24
			Reserved			193	SWR
23	22	21	20	19	18	17	16
Rese	rved	LBK	OPMOD	EnMDC	FDUP	EnSQE	SDPZ
15	14	13	12	11	10	9	8
	Reserved NDEF						TXON
7	6	5	4	3	2	1	0
Reserved SPCRC		AEP	ACP	ARP	ALP	RXON	

Bits	Descriptions	
[24]	SWR	Software Reset  The SWR implements a reset function to make the EMC return default state. The SWR is a self-clear bit. This means after the software reset finished, the SWR will be cleared automatically. Enable SWR can also reset all control and status registers, exclusive of these two bits EnRMII and OPMOD of MCMDR register.  The EMC re-initial is needed after the software reset completed.  1'b0: Software reset completed.  1'b1: Enable software reset.
		124 Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	VII.04. V
		Internal Loop Back Select
[21]	LBK	The LBK enables the EMC operating on internal loop-back mode. If the LBK is enabled, the packet transmitted out will be loop-backed to Rx. If the EMC is operating on internal loop-back mode, it also means the EMC is operating on full-duplex mode and the value of FDUP of MCMDR register is ignored. Beside, the LBK doesn't be affected by SWR bit.
		1'b0: The EMC operates in normal mode.
		1'b1: The EMC operates in internal loop-back mode.
		Operation Mode Select
[20]	ОРМОD	The OPMOD defines the EMC is operating on 10M or 100M bps mode. The OPMOD doesn't be affected by SWR bit.
		1'b0: The EMC operates on 10Mbps mode.
		1'b1: The EMC operates on 100Mbps mode.
		Enable MDC Clock Generation
[19]	EnMDC	The EnMDC controls the MDC clock generation for MII Management Interface. If the EnMDC is set to 1, the MDC clock generation is enabled. Otherwise, the MDC clock generation is disabled. Consequently, if S/W wants to access the registers of external PHY through MII Management Interface, the EnMDC must be set to high.
		1'b0: Disable MDC clock generation.
		1'b1: Enable MDC clock generation.
de		Full Duplex Mode Select
[18]	FDUP	The FDUP controls that EMC is operating on full or half duplex mode.
(10)	TDOP	1'b0: The EMC operates on half duplex mode.
	F 122	1'b1: The EMC operates on full duplex mode.
70	733	Enable SQE Checking
[17]	EnSQE	The EnSQE controls the enable of SQE checking. The SQE checking is only available while EMC is operating on 10M bps and half duplex mode. In other words, the EnSQE cannot affect EMC operation, if the EMC is operating on 100M bps or full duplex mode.
	SIL	1'b0: Disable SQE checking while EMC is operating on 10Mbps and half duplex mode.
	~	1'b1: Enable SQE checking while EMC is operating on 10Mbps and half duplex mode.



Bits	Descriptions	
		Send PAUSE Frame
		The SDPZ controls the PAUSE control frame transmission.
5.67		If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured first and the corresponding CAM enable bit of CAMEN register also must be set. Then, set SDPZ to 1 enables the PAUSE control frame transmission.
[16]	SDPZ	The SDPZ is a self-clear bit. This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically.
		It is recommended that only enables SPDZ while EMC is operating on full duplex mode.
		1'b0: The PAUSE control frame transmission has completed.
		1'b1: Enable EMC to transmit a PAUSE control frame out.
		No Defer
[9]	NDEF	The NDEF controls the enable of deferral exceed counter. If NDEF is set to high, the deferral exceed counter is disabled. The NDEF is only useful while EMC is operating on half duplex mode.
		1'b0: The deferral exceed counter is enabled.
		1'b1: The deferral exceed counter is disabled.
		Frame Transmission ON
		The TXON controls the normal packet transmission of EMC. If the TXON is set to high, the EMC starts the packet transmission process, including the Tx descriptor fetching, packet transmission and Tx descriptor modification.
[8]	TXON	It is must to finish EMC initial sequence before enable TXON. Otherwise, the EMC operation is undefined.
	术	If the TXON is disabled during EMC is transmitting a packet out, the EMC stops the packet transmission process after the current packet transmission finished.
	Xx	1'b0: The EMC stops packet transmission process.
3	100	1'b1: The EMC starts packet transmission process.
	10,50	Strip CRC Checksum
[5]	SPCRC	The SPCRC controls if the length of incoming packet is calculated with 4 bytes CRC checksum. If the SPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet.
	2	1'b0: The 4 bytes CRC checksum is included in packet length calculation.
		1'b1: The 4 bytes CRC checksum is excluded in packet length calculation.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions					
		Accept CRC Error Packet				
[4]	AEP	The AEP controls the EMC accepts or drops the CRC error packet. If the AEP is set to high, the incoming packet with CRC error will be received by EMC as a good packet.				
		1'b0: The CRC error packet will be dropped by EMC.				
		1'b1: The CRC error packet will be accepted by EMC.				
		Accept Control Packet				
[3]	АСР	The ACP controls the control frame reception. If the ACP is set to high, the EMC will accept the control frame. Otherwise, the control frame will be dropped. It is recommended that S/W only enable AEP while EMC is operating on full duplex mode.				
		1'b0: The control frame will be dropped by EMC.				
		1'b1: The control frame will be accepted by EMC.				
		Accept Runt Packet				
503	ARP	The ARP controls the runt packet, which length is less than 64 bytes, reception. If the ARP is set to high, the EMC will accept the runt packet.				
[2]		Otherwise, the runt packet will be dropped.				
		1'b0: The runt packet will be dropped by EMC.				
		1'b1: The runt packet will be accepted by EMC.				
		Accept Long Packet				
[1]	ALP	The ALP controls the long packet, which packet length is greater than 1518 bytes, reception. If the ALP is set to high, the EMC will accept the long packet.				
		Otherwise, the long packet will be dropped.				
		1'b0: The long packet will be dropped by EMC.				
7860	237	1'b1: The long packet will be accepted by EMC.				
		127 Publication Release Date: Jun. 18, 2010 Revision: A				



Bits	Descriptions	
		Frame Reception ON
[0] <b>RXON</b>	RXON	The RXON controls the normal packet reception of EMC. If the RXON is set to high, the EMC starts the packet reception process, including the Rx descriptor fetching, packet reception and Rx descriptor modification.
		It is must to finish EMC initial sequence before enable RXON. Otherwise, the EMC operation is undefined.
		If the RXON is disabled during EMC is receiving an incoming packet, the EMC stops the packet reception process after the current packet reception finished.
		1'b0: The EMC stops packet reception process.
		1'b1: The EMC starts packet reception process.



# MII Management Data Register (MIID)

The EMC provides MII management function to access the control and status registers of the external PHY. The MIID register is used to store the data that will be written into the registers of external PHY for write command or the data that is read from the registers of external PHY for read command.

Register	Address	R/W	Description	Reset Value
MIID	0xB000_3094	R/W	MII Management Data Register	0x0000_0000

X = 11									
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			MIII	Data			5		
7	6	5	4	3	2	1	0		
	MIIData								

Bits Descriptio	ns
[15:0] MIIData	MII Management Data  The MIIData is the 16 bits data that will be written into the registers of external PHY for MII Management write command or the data from the registers of external PHY for MII Management read command.

Publication Release Date: Jun. 18, 2010



### MII Management Control and Address Register (MIIDA)

The EMC provides MII management function to access the control and status registers of the external PHY. The MIIDA register is used to keep the MII management command information, like the register address, external PHY address, MDC clocking rate, read/write etc.

Register	Address	R/W	Description	Reset Value
MIIDA	0xB000_3098	R/W	MII Management Control and Address Register	0x0090_0000

31	30	29	28 27		26	25	24	
			Rese	erved		200	2	
23	22	21	20	19	18	17	16	
	MD	CCR		MDCON	PreSP	BUSY	Write	
15	14	13	12	11	10	9	8	
Reserved				PHYAD				
7	6	5	4	3	2	1	0	
	Reserved			PHYRAD				

Bits	Descriptions
DILS	Descriptions

Publication Release Date: Jun. 18, 2010



Bits	Descriptions								
		MDC C	MDC Clock Rating (Default Value: 4'h9)						
		The MD	OCCR controls the M	1DC clock rating for MI	I Management I/F.				
		MDC s 2.5MHz Consec	Depend on the IEEE Std. 802.3 clause 22.2.2.11, the minimum period for MDC shall be 400ns. In other words, the maximum frequency for MDC is 2.5MHz. The MDC is divided from the AHB bus clock, the HCLK. Consequently, for different HCLK the different ratios are required to generate appropriate MDC clock.						
			nt MDCCR configura		en HCLK and MDC clock in tes the period of HCLK.				
			MDCCR [23:20]	MDC Clock Period	MDC Clock Frequency				
			4'b0000	4 x T <sub>HCLK</sub>	HCLK/4				
			4'b0001	6 x T <sub>HCLK</sub>	HCLK/6				
			4'b0010	8 x T <sub>HCLK</sub>	HCLK/8				
[23:20]	MDCCR		4'b0011	12 x T <sub>HCLK</sub>	HCLK/12				
			4'b0100	16 x T <sub>HCLK</sub>	HCLK/16				
			4'b0101	20 x T <sub>HCLK</sub>	HCLK/20				
			4'b0110	24 x T <sub>HCLK</sub>	HCLK/24				
			4'b0111	28 x T <sub>HCLK</sub>	HCLK/28				
			4'b1000	30 x T <sub>HCLK</sub>	HCLK/30				
110000			4'b1001	32 x T <sub>HCLK</sub>	HCLK/32				
***			4'b1010	36 x T <sub>HCLK</sub>	HCLK/36				
3			4'b1011	40 x T <sub>HCLK</sub>	HCLK/40				
	P.		4'b1100	44 x T <sub>HCLK</sub>	HCLK/44				
(11) A	Ak.		4'b1101	48 x T <sub>HCLK</sub>	HCLK/48				
150	. SY		4'b1110	54 x T <sub>HCLK</sub>	HCLK/54				
1	Mr. Co		4'b1111	60 x T <sub>HCLK</sub>	HCLK/60				
[10]		The MI MDC c	MDC Clock ON Always  The MDC controls the MDC clock generation. If the MDCON is set to high, the MDC clock actives always. Otherwise, the MDC will only active while S/W						
[19]	MDCON	1'b0: 7	issues a MII management command.  1'b0: The MDC clock will only active while S/W issues a MII management command.						
		1′b1: T	he MDC clock activ	es always.					

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[18]	PreSP	Preamble Suppress  The PreSP controls the preamble field generation of MII management frame. If the PreSP is set to high, the preamble field generation of MII management frame is skipped.  1'b0: Preamble field generation of MII management frame is not skipped.  1'b1: Preamble field generation of MII management frame is skipped.
[17]	BUSY	Busy Bit  The BUSY controls the enable of the MII management frame generation. If S/W wants to access registers of external PHY, it set BUSY to high and EMC generates the MII management frame to external PHY through MII Management I/F. The BUSY is a self-clear bit. This means the BUSY will be cleared automatically after the MII management command finished.  1'b0: The MII management has finished.  1'b1: Enable EMC to generate a MII management command to external PHY.
[16]	Write	Write Command The Write defines the MII management command is a read or write. 1'b0: The MII management command is a read command. 1'b1: The MII management command is a write command.
[12:8]	PHYAD	PHY Address The PHYAD keeps the address to differentiate which external PHY is the target of the MII management command.
[4:0]	PHYRAD	PHY Register Address The PHYRAD keeps the address to indicate which register of external PHY is the target of the MII management command.

Publication Release Date: Jun. 18, 2010



#### **MII Management Function Frame Format**

In IEEE Std. 802.3 clause 22.2.4, the MII management function is defined. The MII management function is used for the purpose of controlling the PHY and gathering status from the PHY. The MII management frame format is shown as follow.

		Management frame fields						
	PRE ST OP PHYAD REGAD TA DATA					IDLE		
READ	11	01	10	AAAAA	RRRRR	ZO	DDDDDDDDDDDDD	z
WRITE	11	01	01	AAAA	RRRRR	10	DDDDDDDDDDDDD	Z

#### **MII Management Function Configure Sequence**

	Read		Write
1.	Set appropriate MDCCR.	1.	Write data to MIID register
2.	Set PHYAD and PHYRAD.	2.	Set appropriate MDCCR.
3.	Set Write to 1'b0	3.	Set PHYAD and PHYRAD.
4.	Set bit BUSY to 1'b1 to send a MII		Set Write to 1'b1
	management frame out.	5.	Set bit BUSY to 1'b1 to send a
5.	Wait BUSY to become 1'b0.		MII management frame out.
6.	Read data from MIID register.	6.	Wait BUSY to become 1'b0.
7.	Finish the read command.	7.	Finish the write command.

Publication Release Date: Jun. 18, 2010



# FIFO Threshold Control Register (FFTCR)

The FFTCR defines the high and low threshold of internal FIFO, including TxFIFO and RxFIFO. The threshold of internal FIFO is related to EMC request generation and when the frame transmission starts. The FFTCR also defines the burst length of AHB bus cycle for system memory access.

Register	Address	R/W	Description	Reset Value
FFTCR	0xB000_309C	R/W	FIFO Threshold Control Register	0x0000_0101

31	30	29	28	27	26	25	24
31	30	27			20	23	24
			Rese	erved		Va	(a)
23	22	21	20	19	18	17	16
Rese	erved	BLei	ngth	Reserved			
15	14	13	12	11	10	9	8
		Rese	erved			TxTHD	
7	6	5	4	3	2	1	0
	Reserved						

Bits	Descriptions	
		DMA Burst Length
ob.		The Blength defines the burst length of AHB bus cycle while EMC accesses system memory.
[21:20]	Blength	2'b00: 4 words
The sale	J	2'b01: 8 words
	P	2'b10: 16 words
	700	2'b11: 16 words

Publication Release Date: Jun. 18, 2010



TxFIFO Low Threshold  Default Value: 2'b01  The TxTHD controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO.  The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO.  2'b00: Undefined.  2'b01: TxFIFO low threshold is 64B and high threshold is 128B.  2'b10: TxFIFO low threshold is 96B and high threshold is 160B.  2'b11: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half of high threshold always. During the packet reception, if the RxFIFO reaches
The TxTHD controls when TxDMA requests internal arbiter for data transfer between system memory and TxFIFO. The TxTHD defines not only the low threshold of TxFIFO, but also the high threshold. The high threshold is the twice of low threshold always. During the packet transmission, if the TxFIFO reaches the high threshold, the TxDMA stops generate request to transfer frame data from system memory to TxFIFO. If the frame data in TxFIFO is less than low threshold, TxDMA starts to transfer frame data from system memory to TxFIFO.  The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO.  2'b00: Undefined.  2'b01: TxFIFO low threshold is 64B and high threshold is 128B.  2'b10: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
The TxTHD also defines when the TxMAC starts to transmit frame out to network. The TxMAC starts to transmit the frame out while the TxFIFO first time reaches the high threshold during the transmission of the frame. If the frame data length is less than TxFIFO high threshold, the TxMAC starts to transmit the frame out after the frame data are all inside the TxFIFO.  2'b00: Undefined.  2'b01: TxFIFO low threshold is 64B and high threshold is 128B.  2'b10: TxFIFO low threshold is 80B and high threshold is 160B.  2'b11: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
2'b01: TxFIFO low threshold is 64B and high threshold is 128B. 2'b10: TxFIFO low threshold is 80B and high threshold is 160B. 2'b11: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
2'b10: TxFIFO low threshold is 80B and high threshold is 160B. 2'b11: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
2'b11: TxFIFO low threshold is 96B and high threshold is 192B.  RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
RxFIFO High Threshold  Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
Default Value: 2'b01  The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
The RxTHD controls when RxDMA requests internal arbiter for data transfer between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
between RxFIFO and system memory. The RxTHD defines not only the high threshold of RxFIFO, but also the low threshold. The low threshold is the half
the high threshold, the RxDMA starts to transfer frame data from RxFIFO to system memory. If the frame data in RxFIFO is less than low threshold, RxDMA stops to transfer the frame data to system memory.
2'b00: Depend on the burst length setting. If the burst length is 8 words,
high threshold is 8 words, too.
2'b01: RxFIFO high threshold is 64B and low threshold is 32B. 2'b10: RxFIFO high threshold is 128B and low threshold is 64B.
2'b11: RxFIFO high threshold is 192B and low threshold is 96B.



### Transmit Start Demand Register (TSDR)

If the Tx descriptor is not available for use of TxDMA after the TXON of MCMDR register is enabled, the FSM (Finite State Machine) of TxDMA enters the Halt state and the frame transmission is halted. After the S/W has prepared the new Tx descriptor for frame transmission, it must issue a write command to TSDR register to make TxDMA leave Halt state and contiguous frame transmission. The TSDR is a write only register and read from this register is undefined. The write to TSDR register has took effect only while TxDMA stayed at Halt state.

Register	Address	R/W	Description	Reset Value
TSDR	0xB000_30A0	W	Transmit Start Demand Register	Undefined

31	30	29	28	27	26	25	24		
TSD									
23	22	21	20	19	18	17	16		
TSD									
15	14	13	12	11	10	9	8		
	TSD								
7	6	5	4	3	2	1	0		
	TSD								

Bits	Descriptions	
[31:0]	TSD	Transmit Start Demand

Publication Release Date: Jun. 18, 2010



### Receive Start Demand Register (RSDR)

If the Rx descriptor is not available for use of RxDMA after the RXON of MCMDR register is enabled, the FSM (Finite State Machine) of RxDMA enters the Halt state and the frame reception is halted. After the S/W has prepared the new Rx descriptor for frame reception, it must issue a write command to RSDR register to make RxDMA leave Halt state and contiguous frame reception. The RSDR is a write only register and read from this register is undefined. The write to RSDR register has took effect only while RxDMA stayed at Halt state.

Register	Address	R/W	Description	Reset Value
RSDR	0xB000_30A4	W	Receive Start Demand Register	Undefined

31	30	29	28	27	26	25	24			
RSD										
23	22	21	20	19	18	17	16			
RSD										
15	14	13	12	11	10	9	8			
	RSD									
7	6	5	4	3	2	1	0			
	RSD									

Bits	Descriptions	
[31:0]	RSD	Receive Start Demand

Publication Release Date: Jun. 18, 2010



### **Maximum Receive Frame Control Register (DMARFC)**

The DMARFC defines the maximum frame length for a received frame that can be stored in the system memory. It is recommend that only use this register while S/W wants to receive a frame which length is greater than 1518 bytes.

Register	Address	R/W	Description	Reset Value
DMARFC	0xB000_30A8	R/W	Maximum Receive Frame Control Register	0x0000_0800

	A Has								
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	RXMS								
7	6	5	4	3	2	1	0		
	RXMS								

Bits	Descriptions	
		Maximum Receive Frame Length
T DATE OF		Default Value: 16'h0800
[15:0]	RXMS	The RXMS defines the maximum frame length for received frame. If the frame length of received frame is greater than RXMS, and bit EnDFO of MIEN register is also enabled, the bit DFOI of MISTA register is set and the Rx interrupt is triggered.
	N. C.	It is recommended that only use RXMS to qualify the length of received frame while S/W wants to receive a frame which length is greater than 1518 bytes.

Publication Release Date: Jun. 18, 2010



### MAC Interrupt Enable Register (MIEN)

The MIEN controls the enable of EMC interrupt status to generate interrupt. Two interrupts, RXINTR for frame reception and TXINTR for frame transmission, are generated from EMC to CPU.

Register	Address	R/W	Description	Reset Value
MIEN	0xB000_30AC	R/W	MAC Interrupt Enable Register	0x0000_0000

					1.00		
31	30	29	28	27	26	25	24
	Reserved						EnTxBErr
23	22	21	20	19	18	17	16
EnTDU	EnLC	EnTXABT	EnNCS	EnEXDEF	EnTXCP	EnTXEMP	EnTXINTR
15	14	13	12	11	10	9	8
Reserved	EnCFR	Rese	erved	EnRxBErr	EnRDU	EnDEN	EnDFO
7	6	5	4	3	2	1	0
EnMMP	EnRP	EnALIE	EnRXGD	EnPTLE	EnRXOV	EnCRCE	EnRXINTR

Bits	Descriptions	
		Enable Transmit Bus Error Interrupt
[24]	EnTxBErr	The EnTxBErr controls the TxBErr interrupt generation. If TxBErr of MISTA register is set, and both EnTxBErr and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTxBErr or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TxBErr of MISTA register is set.
2		1'b0: TxBErr of MISTA register is masked from Tx interrupt generation.
	P	1'b1: TxBErr of MISTA register can participate in Tx interrupt generation.
SZ	700	Enable Transmit Descriptor Unavailable Interrupt
[23]	EnTDU	The EnTDU controls the TDU interrupt generation. If TDU of MISTA register is set, and both EnTDU and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTDU or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TDU of MISTA register is set.
	56	1'b0: TDU of MISTA register is masked from Tx interrupt generation.
	100	1'b1: TDU of MISTA register can participate in Tx interrupt generation.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions		
		Enable Late Collision Interrupt	
[22]	EnLC	The EnLC controls the LC interrupt generation. If LC of MISTA register is set, and both EnLC and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnLC or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the LC of MISTA register is set.	
		1'b0: LC of MISTA register is masked from Tx interrupt generation.	
		1'b1: LC of MISTA register can participate in Tx interrupt generation.	
	EnTXABT	Enable Transmit Abort Interrupt	
[21]		The EnTXABT controls the TXABT interrupt generation. If TXABT of MISTA register is set, and both EnTXABT and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXABT or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXABT of MISTA register is set.	
		1'b0: TXABT of MISTA register is masked from Tx interrupt generation.	
		1'b1: TXABT of MISTA register can participate in Tx interrupt generation.	
	EnNCS	Enable No Carrier Sense Interrupt	
[20]		The EnNCS controls the NCS interrupt generation. If NCS of MISTA register is set, and both EnNCS and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnNCS or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the NCS of MISTA register is set.	
		1'b0: NCS of MISTA register is masked from Tx interrupt generation.	
		1'b1: NCS of MISTA register can participate in Tx interrupt generation.	
de	EnEXDEF	Enable Defer Exceed Interrupt	
[19]		The EnEXDEF controls the EXDEF interrupt generation. If EXDEF of MISTA register is set, and both EnEXDEF and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnEXDEF or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the EXDEF of MISTA register is set.	
W.		1'b0: EXDEF of MISTA register is masked from Tx interrupt generation.	
×.		1'b1: EXDEF of MISTA register can participate in Tx interrupt generation.	
[18]	EnTXCP	Enable Transmit Completion Interrupt	
		The EnTXCP controls the TXCP interrupt generation. If TXCP of MISTA register is set, and both EnTXCP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXCP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXCP of MISTA register is set.	
		1'b0: TXCP of MISTA register is masked from Tx interrupt generation.	
		1'b1: TXCP of MISTA register can participate in Tx interrupt generation.	

140

Publication Release Date: Jun. 18, 2010



Bits	Descriptions			
[17]	EnTXEMP	Enable Transmit FIFO Underflow Interrupt		
		The EnTXEMP controls the TXEMP interrupt generation. If TXEMP of MISTA register is set, and both EnTXEMP and EnTXINTR are enabled, the EMC generates the Tx interrupt to CPU. If EnTXEMP or EnTXINTR is disabled, no Tx interrupt is generated to CPU even the TXEMP of MISTA register is set.		
		1'b0: TXEMP of MISTA register is masked from Tx interrupt generation.		
		1'b1: TXEMP of MISTA register can participate in Tx interrupt generation.		
	EnTXINTR	Enable Transmit Interrupt		
		The EnTXINTR controls the Tx interrupt generation.		
[16]		If EnTXINTR is enabled and TXINTR of MISTA register is high, EMC generates the Tx interrupt to CPU. If EnTXINTR is disabled, no Tx interrupt is generated to CPU even the status bits 17~24 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Tx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Tx interrupt from EMC, disables this bit.		
		1'b0: TXINTR of MISTA register is masked and Tx interrupt generation is disabled.		
		1'b1: TXINTR of MISTA register is unmasked and Tx interrupt generation is enabled.		
	EnCFR	Enable Control Frame Receive Interrupt		
[14]		The EnCFR controls the CFR interrupt generation. If CFR of MISTA register is set, and both EnCFR and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCFR or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CFR of MISTA register is set.		
2		1'b0: CFR of MISTA register is masked from Rx interrupt generation.		
		1'b1: CFR of MISTA register can participate in Rx interrupt generation.		
[11]	EnRxBErr	Enable Receive Bus Error Interrupt		
		The EnRxBErr controls the RxBerr interrupt generation. If RxBErr of MISTA register is set, and both EnRxBErr and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRxBErr or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RxBErr of MISTA register is set.		
		1'b0: RxBErr of MISTA register is masked from Rx interrupt generation.  1'b1: RxBErr of MISTA register can participate in Rx interrupt generation.		

Publication Release Date: Jun. 18, 2010



Bits	Descriptions		
		Enable Receive Descriptor Unavailable Interrupt	
[10]	EnRDU	The EnRDU controls the RDU interrupt generation. If RDU of MISTA register is set, and both EnRDU and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRDU or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RDU of MISTA register is set.	
		1'b0: RDU of MISTA register is masked from Rx interrupt generation.	
		1'b1: RDU of MISTA register can participate in Rx interrupt generation.	
	EnDEN	Enable DMA Early Notification Interrupt	
[9]		The EnDEN controls the DENI interrupt generation. If DENI of MISTA register is set, and both EnDEN and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDEN or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DENI of MISTA register is set.	
		1'b0: DENI of MISTA register is masked from Rx interrupt generation.	
		1'b1: DENI of MISTA register can participate in Rx interrupt generation.	
	EnDFO	Enable Maximum Frame Length Interrupt	
[8]		The EnDFO controls the DFOI interrupt generation. If DFOI of MISTA register is set, and both EnDFO and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnDFO or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the DFOI of MISTA register is set.	
		1'b0: DFOI of MISTA register is masked from Rx interrupt generation.	
		1'b1: DFOI of MISTA register can participate in Rx interrupt generation.	
.db.	EnMMP	Enable More Missed Packet Interrupt	
[7]		The EnMMP controls the MMP interrupt generation. If MMP of MISTA register is set, and both EnMMP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnMMP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the MMP of MISTA register is set.	
S.C.		1'b0: MMP of MISTA register is masked from Rx interrupt generation.	
1		1'b1: MMP of MISTA register can participate in Rx interrupt generation.	
	EnRP	Enable Runt Packet Interrupt	
[6]		The EnRP controls the RP interrupt generation. If RP of MISTA register is set, and both EnRP and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRP or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RP of MISTA register is set.	
		1'b0: RP of MISTA register is masked from Rx interrupt generation.	
		1'b1: RP of MISTA register can participate in Rx interrupt generation.	

142

Publication Release Date: Jun. 18, 2010



Bits	Descriptions		
		Enable Alignment Error Interrupt	
[5]	EnALIE	The EnALIE controls the ALIE interrupt generation. If ALIE of MISTA register is set, and both EnALIE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnALIE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the ALIE of MISTA register is set.	
		1'b0: ALIE of MISTA register is masked from Rx interrupt generation.	
		1'b1: ALIE of MISTA register can participate in Rx interrupt generation.	
[4]	EnRXGD	Enable Receive Good Interrupt  The EnRXGD controls the RXGD interrupt generation. If RXGD of MISTA register is set, and both EnRXGD and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXGD or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXGD of MISTA register is set.	
		1'b0: RXGD of MISTA register is masked from Rx interrupt generation.	
		1'b1: RXGD of MISTA register can participate in Rx interrupt generation.	
		Enable Packet Too Long Interrupt	
[3]	EnPTLE	The EnPTLE controls the PTLE interrupt generation. If PTLE of MISTA register is set, and both EnPTLE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnPTLE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the PTLE of MISTA register is set.	
		1'b0: PTLE of MISTA register is masked from Rx interrupt generation.	
		1'b1: PTLE of MISTA register can participate in Rx interrupt generation.	
de	EnRXOV	Enable Receive FIFO Overflow Interrupt	
[2]		The EnRXOV controls the RXOV interrupt generation. If RXOV of MISTA register is set, and both EnRXOV and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnRXOV or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the RXOV of MISTA register is set.	
W.	733	1'b0: RXOV of MISTA register is masked from Rx interrupt generation.	
16	13c 16	1'b1: RXOV of MISTA register can participate in Rx interrupt generation.	
	EnCRCE	Enable CRC Error Interrupt	
[1]		The EnCRCE controls the CRCE interrupt generation. If CRCE of MISTA register is set, and both EnCRCE and EnTXINTR are enabled, the EMC generates the Rx interrupt to CPU. If EnCRCE or EnTXINTR is disabled, no Rx interrupt is generated to CPU even the CRCE of MISTA register is set.	
		1'b0: CRCE of MISTA register is masked from Rx interrupt generation.	
		1'b1: CRCE of MISTA register can participate in Rx interrupt generation.	

143

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[0]	EnRXINTR	Enable Receive Interrupt  The EnRXINTR controls the Rx interrupt generation.  If EnRXINTR is enabled and RXINTR of MISTA register is high, EMC generates the Rx interrupt to CPU. If EnRXINTR is disabled, no Rx interrupt is generated to CPU even the status bits 1~14 of MISTA are set and the corresponding bits of MIEN are enabled. In other words, if S/W wants to receive Rx interrupt from EMC, this bit must be enabled. And, if S/W doesn't want to receive any Rx interrupt from EMC, disables this bit.  1'b0: RXINTR of MISTA register is masked and Rx interrupt generation is disabled.  1'b1: RXINTR of MISTA register is unmasked and Rx interrupt generation is enabled.



### MAC Interrupt Status Register (MISTA)

The MISTA keeps much EMC statuses, like frame transmission and reception status, internal FIFO status and also NATA processing status. The statuses kept in MISTA will trigger the reception or transmission interrupt. The MISTA is a write clear register and write 1 to corresponding bit clears the status and also clears the interrupt.

Register	Address	R/W	R/W Description	
MISTA	0xB000_30B0	R/W	MAC Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
TDU	LC	TXABT	NCS	EXDEF	TXCP	TXEMP	TXINTR
15	14	13	12	11	10	9	8
Reserved	CFR	Rese	rved	RxBErr	RDU	DENI	DFOI
7	6	5	4	3	2	1	0
MMP	RP	ALIE	RXGD	PTLE	RXOV	CRCE	RXINTR

Bits	Descriptions	
[24]	TxBErr	Transmit Bus Error Interrupt  The TxBErr high indicates the memory controller replies ERROR response while EMC access system memory through TxDMA during packet transmission process. Reset EMC is recommended while TxBErr status is high.  If the TxBErr is high and EnTxBErr of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TxBErr status.  1'b0: No ERROR response is received.  1'b1: ERROR response is received.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	32-BIT ARM 720L3-3 BASED WOO			
	1	Transmit Descriptor Unavailable Interrupt			
[23]	TDU	The TDU high indicates that there is no available Tx descriptor for packet transmission and TxDMA will stay at Halt state. Once, the TxDMA enters the Halt state, S/W must issues a write command to TSDR register to make TxDMA leave Halt state while new Tx descriptor is available.			
[]		If the TDU is high and EnTDU of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TDU status.			
		1'b0: Tx descriptor is available.			
		1'b1: Tx descriptor is unavailable.			
		Late Collision Interrupt			
[22]	LC	The LC high indicates the collision occurred in the outside of 64 bytes collision window. This means after the 64 bytes of a frame has transmitted out to the network, the collision still occurred. The late collision check will only be done while EMC is operating on half-duplex mode. If the LC is high and EnLC of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the LC status.			
		1'b0: No collision occurred in the outside of 64 bytes collision window.			
		1'b1: Collision occurred in the outside of 64 bytes collision window.			
	ТХАВТ	Transmit Abort Interrupt			
[21]		The TXABT high indicates the packet incurred 16 consecutive collisions during transmission, and then the transmission process for this packet is aborted. The transmission abort is only available while EMC is operating on half-duplex mode.			
		If the TXABT is high and EnTXABT of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXABT status.			
	P	1'b0: Packet doesn't incur 16 consecutive collisions during transmission.			
	Also.	1'b1: Packet incurred 16 consecutive collisions during transmission.			
W.	2 × ×	No Carrier Sense Interrupt			
[20]	NCS	The NCS high indicates the MII I/F signal CRS doesn't active at the start of or during the packet transmission. The NCS is only available while EMC is operating on half-duplex mode. If the NCS is high and EnNCS of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the NCS status.			
	~~	1'b0: CRS signal actives correctly.			
		1'b1: CRS signal doesn't active at the start of or during the packet transmission.			

146

Publication Release Date: Jun. 18, 2010



Bits	Descriptions					
		Defer Exceed Interrupt				
		The EXDEF high indicates the frame waiting for transmission has deferred over 0.32768ms on 100Mbps mode, or 3.2768ms on 10Mbps mode. The deferral exceed check will only be done while bit NDEF of MCMDR is disabled, and EMC is operating on half-duplex mode.				
[19]	EXDEF	If the EXDEF is high and EnEXDEF of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the EXDEF status.				
		1'b0: Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).				
		1'b1: Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).				
		Transmit Completion Interrupt				
	ТХСР	The TXCP indicates the packet transmission has completed correctly.				
[18]		If the TXCP is high and EnTXCP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXCP status.				
		1'b0: The packet transmission doesn't complete.				
		1'b1: The packet transmission has completed.				
		Transmit FIFO Underflow Interrupt				
[17]	ТХЕМР	The TXEMP high indicates the TxFIFO underflow occurred during packet transmission. While the TxFIFO underflow occurred, the EMC will retransmit the packet automatically without S/W intervention. If the TxFIFO underflow occurred often, it is recommended that modify TxFIFO threshold control, the TxTHD of FFTCR register, to higher level.				
2		If the TXEMP is high and EnTXEMP of MIEN register is enabled, the TxINTR will be high. Write 1 to this bit clears the TXEMP status.				
SY 111	P	1'b0: No TxFIFO underflow occurred during packet transmission.				
1	781	1'b0: TxFIFO underflow occurred during packet transmission.				

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	escriptions					
		Transmit Interrupt					
		The TXINTR indicates the Tx interrupt status.					
		If TXINTR high and its corresponding enable bit, EnTXINTR of MISTA register, is also high indicates the EMC generates Tx interrupt to CPU. If TXINTR is high but EnTXINTR of MISTA is disabled, no Tx interrupt is generated.					
[16]	TXINTR	The TXINTR is logic OR result of the bits 17~24 in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits 17~24 in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the TXINTR will be high. Because the TXINTR is a logic OR result, clears bits 17~24 of MISTA register makes TXINTR be cleared, too.					
		1'b0: No status of bits 17~24 in MISTA is set or no enable of bits 17~24 MIEN is turned on.					
		1'b1: At least one status of bits 17~24 in MISTA is set and its corresponding enable bit is turned on.					
		Control Frame Receive Interrupt					
	CFR	The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode.					
[14]		If the CFR is high and EnCFR of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CFR status.					
		1'b0: The EMC doesn't receive the flow control frame.					
also.		1'b1: The EMC receives a flow control frame.					
		Receive Bus Error Interrupt					
	RxBErr	The RxBErr high indicates the memory controller replies ERROR response while EMC access system memory through RxDMA during packet reception process. Reset EMC is recommended while RxBErr status is high.					
[11]		If the RxBErr is high and EnRxBErr of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RxBErr status.					
	(C) 122	1'b0: No ERROR response is received.					
	0000	1'b1: ERROR response is received.					



Bits	Descriptions	
		Receive Descriptor Unavailable Interrupt
[10]	RDU	The RDU high indicates that there is no available Rx descriptor for packet reception and RxDMA will stay at Halt state. Once, the RxDMA enters the Halt state, S/W must issues a write command to RSDR register to make RxDMA leave Halt state while new Rx descriptor is available.
		If the RDU is high and EnRDU of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RDU status.
		1'b0: Rx descriptor is available.
		1'b1: Rx descriptor is unavailable.
		DMA Early Notification Interrupt
	DENI	The DENI high indicates the EMC has received the Length/Type field of the incoming packet.
[9]		If the DENI is high and EnDENI of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DENI status.
		1'b0: The Length/Type field of incoming packet has not received yet.
		1'b1: The Length/Type field of incoming packet has received.
	DFOI	Maximum Frame Length Interrupt
[8]		The DFOI high indicates the length of the incoming packet has exceeded the length limitation configured in DMARFC register and the incoming packet is dropped. If the DFOI is high and EnDFO of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the DFOI status.
泉		1'b0: The length of the incoming packet doesn't exceed the length limitation configured in DMARFC.
2		1'b1: The length of the incoming packet has exceeded the length limitation configured in DMARFC.
(1) A	-375	More Missed Packet Interrupt
[7]	ММР	The MMP high indicates the MPCNT, Missed Packet Count, has overflow. If the MMP is high and EnMMP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the MMP status.
		1'b0: The MPCNT has not rolled over yet.
		1'b1: The MPCNT has rolled over yet.

149



Bits	Descriptions	
		Runt Packet Interrupt
		The RP high indicates the length of the incoming packet is less than 64 bytes, and the packet is dropped. If the ARP of MCMDR register is set, the short packet is regarded as a good packet and RP will not be set.
[6]	RP	If the RP is high and EnRP of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RP status.
		1'b0: The incoming frame is not a short frame or S/W wants to receive a short frame.
		1'b1: The incoming frame is a short frame and dropped.
		Alignment Error Interrupt
[5]	ALIE	The ALIE high indicates the length of the incoming frame is not a multiple of byte. If the ALIE is high and EnALIE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the ALIE status.
		1'b0: The frame length is a multiple of byte.
		1'b1: The frame length is not a multiple of byte.
	RXGD	Receive Good Interrupt
		The RXGD high indicates the frame reception has completed.
[4]		If the RXGD is high and EnRXGD of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXGD status.
		1'b0: The frame reception has not complete yet.
		1'b1: The frame reception has completed.
18	PTLE	Packet Too Long Interrupt
[3]		The PTLE high indicates the length of the incoming packet is greater than 1518 bytes and the incoming packet is dropped. If the ALP of MCMDR register is set, the long packet will be regarded as a good packet and PTLE will not be set.
		If the PTLE is high and EnPTLE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the PTLE status.
		1'b0: The incoming frame is not a long frame or S/W wants to receive a long frame.
		1'b1: The incoming frame is a long frame and dropped.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	VI.594.4
		Receive FIFO Overflow Interrupt
[2]	RXOV	The RXOV high indicates the RxFIFO overflow occurred during packet reception. While the RxFIFO overflow occurred, the EMC drops the current receiving packer. If the RxFIFO overflow occurred often, it is recommended that modify RxFIFO threshold control, the RxTHD of FFTCR register, to higher level.
		If the RXOV is high and EnRXOV of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the RXOV status.
		1'b0: No RxFIFO overflow occurred during packet reception.
		1'b0: RxFIFO overflow occurred during packet reception.
		CRC Error Interrupt
	CRCE	The CRCE high indicates the incoming packet incurred the CRC error and the packet is dropped. If the AEP of MCMDR register is set, the CRC error packet will be regarded as a good packet and CRCE will not be set.
[1]		If the CRCE is high and EnCRCE of MIEN register is enabled, the RxINTR will be high. Write 1 to this bit clears the CRCE status.
		1'b0: The frame doesn't incur CRC error.
		1'b1: The frame incurred CRC error.
		Receive Interrupt
		The RXINTR indicates the Rx interrupt status.
老	RXINTR	If RXINTR high and its corresponding enable bit, EnRXINTR of MISTA register, is also high indicates the EMC generates Rx interrupt to CPU. If RXINTR is high but EnRXINTR of MISTA is disabled, no Rx interrupt is generated.
[0]		The RXINTR is logic OR result of the bits $1{\sim}14$ in MISTA register do logic AND with the corresponding bits in MIEN register. In other words, if one of the bits $1{\sim}14$ in MISTA register is high and its corresponding enable bit in MIEN register is also enabled, the RXINTR will be high.
1		Because the RXINTR is a logic OR result, clears bits $1{\sim}14$ of MISTA register makes RXINTR be cleared, too.
		1'b0: No status of bits $1\sim14$ in MISTA is set or no enable of bits $1\sim14$ in MIEN is turned on.
		1'b1: At least one status of bits 1~14 in MISTA is set and its corresponding enable bit is turned on.

Publication Release Date: Jun. 18, 2010



### MAC General Status Register (MGSTA)

The MGSTA also keeps the statuses of EMC. But the statuses in the MGSTA will not trigger any interrupt. The MGSTA is a write clear register and write 1 to corresponding bit clears the status.

Register	Address	R/W	Description	Reset Value
MGSTA	0xB000_30B4	R/W	MAC General Status Register	0x0000_0000

					- 1/		
31	30	29	28	27	26	25	24
			Rese	erved			0
23	22	21	20	19	18	17	16
	Reserved						0 6
15	14	13	12	11	10	9	8
	Reserved				SQE	PAU	DEF
7	6	5	4	3	2	1	0
CCNT				Reserved	RFFull	RXHA	CFR

Bits	Descriptions	
		Transmission Halted
		Default Value: 1'b0
[11]	[11] <b>TXHA</b>	The TXHA high indicates the next normal packet transmission process will be halted because the bit TXON of MCMDR is disabled be S/W.
		1'b0: Next normal packet transmission process will go on.
	P	1'b1: Next normal packet transmission process will be halted.
	AL.	Signal Quality Error
	X X	Default Value: 1'b0
[10]	SQE	The SQE high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode. The SQE error check will only be done while both bit EnSQE of MCMDR is enabled and EMC is operating on 10Mbps half-duplex mode.
	38 ~	1'b0: No SQE error found at end of packet transmission.
	(0)	1'b0: SQE error found at end of packet transmission.

Publication Release Date: Jun. 18, 2010



Bits	Description	S
		Transmission Paused
[9]		Default Value: 1'b0
	PAU	The PAU high indicates the next normal packet transmission process will be paused temporally because EMC received a PAUSE control frame, or S/W set bit SDPZ of MCMDR and make EMC to transmit a PAUSE control frame out.
		1'b0: Next normal packet transmission process will go on.
		1'b1: Next normal packet transmission process will be paused.
		Deferred Transmission
[8]		Default Value: 1'b0
	DEF	The DEF high indicates the packet transmission has deferred once. The DEF is only available while EMC is operating on half-duplex mode.
		1'b0: Packet transmission doesn't defer.
		1'b1: Packet transmission has deferred once.
		Collision Count
		Default Value: 4'h0
[7:4]	CCNT	The CCNT indicates the how many collisions occurred consecutively during a packet transmission. If the packet incurred 16 consecutive collisions during transmission, the CCNT will be 4'h0 and bit TXABT will be set to 1.
		RxFIFO Full
		Default Value: 1'b0
[2]	RFFull	The RFFull indicates the RxFIFO is full due to four 64-byte packets are kept in RxFIFO and the following incoming packet will be dropped.
n a		1'b0: The RxFIFO is not full.
	38.	1'b1: The RxFIFO is full and the following incoming packet will be dropped.
ANS.	783	Receive Halted
	13c 1	Default Value: 1'b0
[1]	RXHA	The RXHA high indicates the next normal packet reception process will be halted because the bit RXON of MCMDR is disabled be S/W.
	20	1'b0: Next normal packet reception process will go on.
	348	1'b1: Next normal packet reception process will be halted.



Bits	Descriptions	
		Control Frame Received
		Default Value: 1'b0
[0]	CFR	The CFR high indicates EMC receives a flow control frame. The CFR only available while EMC is operating on full duplex mode.
		1'b0: The EMC doesn't receive the flow control frame.
		1'b1: The EMC receives a flow control frame.



### Missed Packet Count Register (MPCNT)

The MPCNT keeps the number of packets that were dropped due to various types of receive errors. The MPCNT is a read clear register. In addition, S/W also can write an initial value to MPCNT and the missed packet counter will start counting from that initial value. If the missed packet counter is overflow, the MMP of MISTA will be set.

Register	Address	R/W	Description	Reset Value
MPCNT	0xB000_30B8	R/W	Missed Packet Count Register	0x0000_7FFF

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	MPC								
7	6	5	4	3	2	1	0		
	MPC								

Bits	Descriptions	
[15:0]	MPC	Miss Packet Count  Default Value: 16'h7FFF  The MPC indicates the number of packets that were dropped due to various types of receive errors. The following type of receiving error makes missed packet counter increase:  Incoming packet is incurred RxFIFO overflow.  Incoming packet is dropped due to RXON is disabled.
1	10 M	Incoming packet is incurred CRC error.

Publication Release Date: Jun. 18, 2010



### **MAC Receive Pause Count Register (MRPC)**

The EMC of NUC950ADN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored in the MRPC register. The MRPC register will keep the same while Tx of EMC is pausing due to the PAUSE control frame is received. The MRPC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MRPC	0xB000_30BC	R	MAC Receive Pause Count Register	0x0000_0000

31	30	29	28	27	26	25	24		
J 1	30	27	20	21	20	23			
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	MRPC								
7	6	5	4	3	2	1	0		
	MRPC								

Bits	Descriptions	
		MAC Receive Pause Count
[15:0]	MRPC	Default Value: 16'h0
[15:0]		The MRPC keeps the operand field of the PAUSE control frame. It indicates how many slot time (512 bit time) the Tx of EMC will be paused.

Publication Release Date: Jun. 18, 2010



### **MAC Receive Pause Current Count Register (MRPCC)**

The EMC of NUC950ADN supports the PAUSE control frame reception and recognition. If EMC received a PAUSE control frame, the operand field of the PAUSE control frame will be extracted and stored into a down count timer. The MRPCC shows the current value of that down count timer for S/W to know how long the Tx of EMC will be paused. The MRPCC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MRPCC	0xB000_30C0	R	MAC Receive Pause Current Count Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	MRPCC									
7	6	5	4	3	2	1	0			
	MRPCC									

Bits	Descriptions	
also		MAC Receive Pause Current Count  Default Value: 16'h0
[15:0]	MRPCC	The MRPCC shows the current value of that down count timer. If a new PAUSE control frame is received before the timer count down to zero, the new operand of the PAUSE control frame will be stored into the down count timer and the timer starts count down from the new value.

Publication Release Date: Jun. 18, 2010



### **MAC Remote Pause Count Register (MREPC)**

The EMC of NUC950ADN supports the PAUSE control frame transmission. After the PAUSE control frame is transmitted out completely, a timer starts to count down from the value of operand of the transmitted PAUSE control frame. The MREPC shows the current value of this down count timer. The MREPC is read only and write to this register has no effect.

Register	Address	R/W	Description	Reset Value
MREPC	0xB000_30C4	R	MAC Remote Pause Count Register	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			MR	EPC			===			
7	7 6 5 4 3 2 1 0									
	MREPC									

Bits	Descriptions	
		MAC Remote Pause Count
-3 <sup>1</sup> 2-		Default Value: 16'h0
[15:0]	MREPC	The MREPC shows the current value of the down count timer that starts to count down from the value of operand of the transmitted PAUSE control frame.

Publication Release Date: Jun. 18, 2010



### DMA Receive Frame Status Register (DMARFS)

The DMARFS is used to keep the Length/Type field of each incoming Ethernet packet. This register is write-clear and writes 1 to corresponding bit clears the bit.

Register	Address	R/W	Description	Reset Value
DMARFS	0xB000_30C8	R/W	DMA Receive Frame Status Register	0x0000_0000

					- 1/					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
			RX	FLT			100			
7	6	5	4	3	2	1	0			
	RXFLT									

Bits	Descriptions	
		Receive Frame Length/Type  Default Value: 16'h0
[15:0]	RXFLT	The RXFLT keeps the Length/Type field of each incoming Ethernet packet. If the bit EnDEN of MIEN is enabled and the Length/Type field of incoming packet has received, the bit DENI of MISTA will be set and trigger interrupt. And, the content of Length/Type field will be stored in RXFLT.

159

Publication Release Date: Jun. 18, 2010



# **Current Transmit Descriptor Start Address Register (CTXDSA)**

Register	Address	R/W	Description	Reset Value
CTXDSA	0xB000_30CC	R	Current Transmit Descriptor Start Address Register	0x0000_0000

					-/12 -					
31	30	29	28	27	26	25	24			
CTXDSA										
23	22	21	20	19	18	17	16			
CTXDSA										
15	14	13	12	11	10	9	8			
			СТХ	DSA		- 7	J. O.			
7	6	5	4	3	2	1	0			
CTXDSA										

Bits	Descriptions	
		Current Transmit Descriptor Start Address Default Value: 32'h0
[31:0]	CTXDSA	The CTXDSA keeps the start address of Tx descriptor that is used by TxDMA currently. The CTXDSA is read only and write to this register has no effect.

Publication Release Date: Jun. 18, 2010



# **Current Transmit Buffer Start Address Register (CTXBSA)**

Register	Address	R/W	Description	Reset Value
CTXBSA	0xB000_30D0	R	Current Transmit Buffer Start Address Register	0x0000_0000

					-/ 43 -					
31	30	29	28	27	26	25	24			
CTXBSA										
23	22	21	20	19	18	17	16			
CTXBSA										
15	14	13	12	11	10	9	8			
			СТХ	BSA		- 7	(D) (E)			
7	6	5	4	3	2	1	0			
CTXBSA										

Bits	Descriptions	
		Current Transmit Buffer Start Address Default Value: 32'h0
[31:0]	CTXBSA	The CTXDSA keeps the start address of Tx frame buffer that is used by TxDMA currently. The CTXBSA is read only and write to this register has no effect.
A.S.		

Publication Release Date: Jun. 18, 2010



# **Current Receive Descriptor Start Address Register (CRXDSA)**

Regis	ter	Address	R/W	Descript	Description					
CRXD	SA	0xB000_30D4	R	Current Register	Receive	Descriptor	Start	Address	0x0000_0000	

31	30	29	28	27	26	25	24			
CRXDSA										
23	22	21	20	19	18	17	16			
CRXDSA										
15	14	13	12	11	10	9	8			
CRXDSA										
7	6	5	4	3	2	1	0			
	CRXDSA									

Bits	Descriptions	
		Current Receive Descriptor Start Address Default Value: 32'h0
[31:0]	CRXDSA	The CRXDSA keeps the start address of Rx descriptor that is used by RxDMA currently. The CRXDSA is read only and write to this register has no effect.

Publication Release Date: Jun. 18, 2010



# **Current Receive Buffer Start Address Register (CRXBSA)**

Register	Address	R/W	Description	Reset Value
CRXBSA	0xB000_30D8	R	Current Receive Buffer Start Address Register	0x0000_0000

					-/-				
31	30	29	28	27	26	25	24		
CRXBSA									
23	22	21	20	19	18	17	16		
CRXBSA									
15	14	13	12	11	10	9	8		
			CRX	BSA		7	11 O.		
7	6	5	4	3	2	1	0		
CRXBSA							9		

Bits	Descriptions	
[31:0]	CRXBSA	Current Receive Buffer Start Address  Default Value: 32'h0  The CRXBSA keeps the start address of Rx frame buffer that is used by RxDMA currently. The CRXBSA is read only and write to this register has no effect.

Publication Release Date: Jun. 18, 2010



#### 7.5.4 Operation Notes

#### **MII Management Interface**

The operation mode between EMC and external PHY must be identically. Consequently, S/W has to access control register of external PHY through MII management interface to get operation information of PHY. To issue MII management command to access external PHY, the MIID and MIIDA registers can be used. And, while using MII management interface, the EnMDC of MCMDR register must be set to high.

#### **EMC Initial**

If S/W wants to enable EMC for packet transmission and reception, the TXON and RXON of MCMDR register must be enabled. But, before enabling TXON and RXON, the following issues must be noted.

For packet transmission, the Tx descriptor link list and Tx frame buffer must be prepared and TXDLSA must be configured.

For incoming packet destination MAC address recognition, the CAMCMR, CAMEN, CAMXM and CAMXL registers must be configured. For incoming packet's buffering, the Rx descriptor link list and Rx frame buffer must be prepared and RXDLSA register must be configured.

Besides, the interrupt status that S/W wants to know must be enabled through MIEN register.

Finally, the EMC operation mode control bits of MCMDR must be configured and TXON and RXON must be enabled.

#### MAC Interrupt Status Register (MISTA)

The MISTA register keeps the status of EMC operation. It is recommended that S/W must enable four interrupt statuses at least. They are TxBErr, RxBErr, TDU and RDU.

While EMC accesses memory, it reports the memory error through TxBErr or TxBErr status. If any of them actives, the reset EMC is recommended.

For packet transmission, a valid Tx descriptor is required, and for packet reception, a valid Rx one is. If EMC cannot find a valid Tx or Rx descriptor, it sets TDU or RDU to high respectively. After S/W releases a valid Tx or Rx descriptor to EMC, writing TSDR or RSDR register to enable packet transmission and reception again is needed.

#### **Pause Control Frame Transmission**

The EMC supports the PAUSE control frame transmission for flow control while EMC is operating on full-duplex mode. The register CAM13M, CAM13L, CAM14M, CAM14L, CAM15M and CAM15L are designed for this purpose.

For PAUSE control frame transmission, first, S/W must configure destination MAC address of control frame into the register pair {CAM13M, CAM13L}, source MAC address into the register pair {CAM14M, CAM14L}, and configure length/type, op-code and operand of control frame into the register pair {CAM15M, CAM15L}. The bit CAM13EN, CAM14EN and CAM15EN of CAMEN register are also needed be enabled. Then, set bit SDPZ of MCMDR register to high to enable PAUSE control frame transmission. After the PAUSE control frame transmission completed, the SDPZ will be cleared automatically.

#### Internal Loop-back

If the LBK of MCMDR register is set, the EMC operates on internal loop-back mode. While EMC operates on internal loop-back mode, it also means EMC operates on full-duplex mode, and the value of FDUP of

Publication Release Date: Jun. 18, 2010



MCMDR register is ignored.

#### 7.6 GDMA Controller

#### 7.6.1 Overview & Features

The chip has a two-channel general DMA controller with or without descriptor fetch operation, called the GDMA. The two-channel GDMA performs the following data transfers without the CPU intervention:

- Memory-to-memory (memory to/from memory)
- Memory -to IO
- IO- to -memory

The on-chip GDMA can be started by the software. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increment source or destination address, decrement them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

### 7.6.2 GDMA Non-Descriptor Functional Description

The GDMA directly transfers data between source and destination. The GDMA starts to transfer data after it receives service requests from software. When the entire data have been transferred completely, the GDMA becomes idle. Nevertheless, if another transfer is needed, then the GDMA must be programmed again.

#### 7.6.3 GDMA Descriptor Functional Description

The descriptor-fetch function works when run-bit (bit-3) is set and non-dsptrmode-bit (bit-2) is cleared in Descriptor Register (GDMA\_DADRx) and the GDMA\_CTLx bit setting as following table. The Non-descriptor-fetch function works when software triggers the [softreq] bit (bit-16) and the [gdmaen] bit (bit-0) in GDMA\_CTLx Register. If the [softreq] set to zero and the [GDMAMS] (bit2-3) set as 01 or 10 will start the I/O to memory function. Software can also be used to restart the GDMA operation after it has been stopped. The CPU can recognize the completion of a GDMA operation by software polling or when it receives an internal GDMA interrupt. The GDMA controller can increase source or destination address, decrease them as well, and conduct 8-bit (byte), 16-bit (half-word), or 32-bit (word) data transfers.

Operation Mode	Enable bit
Non-Descriptor Mode with SW Enable	GDMA_CTLx : gdmaen[0] softreq[16] gdmams[3:2]
Non-Descriptor Mode with I/O Enable	GDMA_CTLx : gdmaen[0] gdmams[3:2]


Publication Release Date: Jun. 18, 2010



Descriptor Mode with SW Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List : gdmaen[0] gdmams[3:2]
Descriptor Mode with I/O Enable	GDMA_DADRx : run[3] non-dsptrmode[2];
	GDMA_CTLx in Descriptor List : gdmaen[0] gdmams[3:2]

#### 7.6.3.1 Descriptor Fetch Function

### The Illustration of Descriptor list fetches:



Publication Release Date: Jun. 18, 2010



Descriptor-based function (GDMA\_DADRx [NON\_DSPTRMODE] = 0) operate in the following condition:

Publication Release Date: Jun. 18, 2010



#### **Memory to Memory**

- 1. Software can write a value 0x04 to current GDMA\_DADRx register to reset the register and disable Descriptor based function first.
- 2. Then software can program the bits of [Descriptor Address], [RUN], [NON\_DSPTRMODE] and [ORDEN] to the GDMA\_DADRx register to enable Descriptor based function. (The Descriptor can only work when the [RUN] [3] is set and [NON\_DSPTRMODE] [2] bit is cleared properly.)
- 3. After sets current GDMA\_DADRx register, the GDMA will fetch four-word information from memory immediately which contains the next Descriptor address, Source Address, Destination Address and Command information. (Command information consists of control and counter registers)

NOTE: GDMA will read the descriptor list from memory such the diagram above and write back to GDMA internal register (next GDMA\_DADRx), GDMA\_SRCBx, GDMA\_DSTBx, GDMA\_CTLx and GDMA\_TCNTx registers. The most important one of write back is command information, which will separate some bits of command information into control and counter registers respectively. The first fourteen bits of the MSB of the Command information in Descriptor list will be written back to GDMA\_TCNTx register, and the others bits of the Command information will be written back to GDMA\_CTLx register. The control register part of the Command information will update the GDMA\_CTLx register during every descriptor fetch. The allocation of command information is described at GDMA Register Descriptions.

#### The Allocation of Command Information in Descriptor List:

31	30	29	28	27	26	25	24		
	GDMA_TCNTx[13:6] ← Command Info[31:24]								
23	22	21	20	19	18	17	16		
1 000	GDMA_TC	$NTx[5:0] \leftarrow Cor$	nmand Info[	23:18]		BLOCK	SOFTREQ		
15	14	13	12	11	10	9	8		
T	WS	RESER	VED	D_INTS	D_INTS	RESE	RVED		
7	6	5	4	3	2	1	0		
SAFIX	DAFIX	SADIR	DADIR	GDMAMS		BME	GDMAEN		

- 4. GDMA will depend on the information to request a bus ownership and start the data transfer when GDMA has gotten a bus grant from the arbiter, otherwise, it will wait until get bus grant. The data transfer direction is dependent on the Control register.
- 5. The GDMA transfers data and releases bus at every burst transfer. The GDMA will stop transfer for current descriptor when the counter is decreased to zero. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at end of each descriptor transfer.
- 6. The GDMA is running consecutively unless the next GDMA\_DADRx[RUN] bit is zero or interrupt status bit of GDMA\_INTCS register is cleared. The CPU can recognize the completion of a GDMA descriptor fetch operation by polling the current GDMA\_DADRx[NON\_DSPTRMODE] bit or set the GDMA\_CTLx[D\_INTS] to receive a interrupt from GDMA.(Note: The recommendation is the [NON\_DSPTRMODE] bit in list is set at

Publication Release Date: Jun. 18, 2010



the same time)

7. When an error occurs in the descriptor operation, GDMA will clear [RUN] bit and stop channel operation immediately. Software can reset the channel, and sets the current GDMA\_DADRx [RUN] register to start again.

### Memory to I/O and I/O to Memory

- 1. Software must set the [REQ\_ATV], [ACK\_ATV] and [GDMAMS] bits in GDMA\_CTLx register corresponding to I/O pin with pull high or pull low properly first, and then set the current GDMA\_DADRx to start the I/O to Memory with descriptor fetch transfer.
- 2. The descriptor lists stop transfer until the RUN bit was zero in descriptor list when external I/O request triggered once. The RUN bit can be set when external I/O request triggered again under the NON\_DSPTRMODE bit was zero in descriptor list. The trigger period of the external I/O has a timing limitation whatever the GDMA was in single or burst mode, and the periodic trigger of the external I/O must be less than 38 MCLK.
- 3. Each GDMA lists can operate after clearing interrupt status. The descriptor lists stop transfer until the RUN bit was zero or interrupt status was set.
- 4. The next Descriptor address, Source Address, Destination Address and Command information must be set properly in every Descriptor list. Especially, every bit of the Command information will update the GDMA\_CTLx and GDMA\_TCNTx registers at every initiation of descriptor list.

NOTE: The [BLOCK] bit of GDMA\_CTLx register is disabled when the descriptor mode of the I/O to memory is enabled.

NOTE: GDMA can change mode with following description:

Descriptor-fetch of each channel can be stopped until the current transfer list done. Software can change Descriptor mode to Non-Descriptor mode by writing 0x04 to GDMA\_DADRx register during the current descriptor transfer operating.

Non-Descriptor fetch can be stopped until current transfer count finished when software programs the GDMA\_CTLx register with gdmaen bit cleared or softreq cleared.

NOTE: Once software programs the current GDMA\_DADRx register, GDMA will fetch the descriptor list from memory and fill the data to next GDMA\_DADRx, current GDMA\_SRCBx, current GDMA\_DSTBx, current GDMA\_CTLx and current GDMA\_TCNTx registers automatically. The fourth word in descriptor list includes the information for GDMA\_CTLx and GDMA\_TCNTx registers.

NOTE: The descriptor fetch function only occurs when current GDMA\_DADRx [RUN] bit is set and GDMA\_DADRx [NON\_DSPTRMODE] is cleared. The current GDMA\_DADRx will be updated by next GDMA\_DADRx at every descriptor stops.

Publication Release Date: Jun. 18, 2010



#### 7.6.3.2 Ordering function in Descriptor fetch mode

This function determines the source of next descriptor address. If [ORDEN] is set, the GDMA controller fetches the next descriptor from current GDMA\_DADRx [Descriptor Address] + 16 bytes.

If this bit is cleared, GDMA fetches the next descriptor from the current GDMA\_DADRx [Descriptor Address].

GDMA\_DADRx [ORDEN] is only relevant to descriptor-fetch function (GDMA\_DADRx [NON\_DSPTRMODE] = 0).

#### 7.6.3.3 Channel Reset

The Channel reset is turned on when the bit-0 of GDMA\_DADRx is set. This function will clear all status and stop the descriptor based function relative to individual channel. The GDMA\_DADRx register value is 0x05h when reset bit is set.

### 7.6.3.4 Non-Descriptor Fetch Function

The non-descriptor-fetch function will take place when current GDMA\_DADRx [NON\_DSPTRMODE] is set and the GDMA\_DADRx register will have no any intention for the GDMA controller.

The default value of GDMA\_DADRx is 0x04. Software can clear GDMA\_DADRx with value 0x04 as well. In this mode, software should write a valid source address to the GDMA\_SRCBx register, a destination address to the GDMA\_DSTBx register, and a transfer count to the GDMA\_TCNTx register. Next, the GDMA\_CTLx of [gdmaen] and [softreq] bits must be set. A non-descriptor fetch is performed when bus granted. After transferring a number of bytes or words correspond with burst mode or not, the channel either waits for the next request or continues with the data transfer until the GDMA\_CTCNTx reaches zero. When GDMA\_CTCNTx reaches zero, the channel stops operation.

When an error occurs during the GDMA operation, the channel stops unless software clears the error condition and sets the GDMA\_CTLx of [gdmaen] and [softreq] bits field to start again.

#### 7.6.4 GDMA Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value			
GDMA_BA = 0xB000_4000							
GDMA_CTL0	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000			
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000			
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000			
GDMA_TCNTO	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000			

Publication Release Date: Jun. 18, 2010



			1000	
GDMA_CSRCO	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Reg.	0x0000_0000
GDMA_CTCNTO	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDMA_DADRO	0xB000_401C	R/W	Channel 0 Descriptor Address Register	0x0000_0004
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Reg.	0x0000_0000
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Descriptor Address Register	0x0000_0004
GDMA_INTBUFO	0xB000_4080	R	GDMA Internal Buffer Word 0	0x0000_0000
GDMA_INTBUF1	0xB000_4084	R	GDMA Internal Buffer Word 1	0x0000_0000
GDMA_INTBUF2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_0000
GDMA_INTBUF3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000
GDMA_INTBUF4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_0000
GDMA_INTBUF5	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_0000
GDMA_INTBUF6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_0000
GDMA_INTBUF7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_0000
GDMA_INTCS	0xB000_40A0	R/W	Interrupt Control and Status Register (2 Channels)	0x0000_0000

Publication Release Date: Jun. 18, 2010



### Channel 0/1 Control Register (GDMA\_CTL0, GDMA\_CTL1)

Register Address		R/W	Description	Reset Value	
GDMA_CTL0	0xB000_4000	R/W	Channel 0 Control Register	0x0000_0000	
GDMA_CTL1	0xB000_4020	R/W	Channel 1 Control Register	0x0000_0000	

The control registers has two formats for descriptor fetch and non-descriptor fetch function respectively. The functionality of each control bit is described in following table.

#### 1. Non-Descriptor fetches Mode

						7 6 1 1 1 1 1	
31	30	29	28	27	26	25	24
		RESER\			RESERVED	RESERVED	
23	22	21	20	19	18	17	16
RESERVED	SABNDERR	DABNDERR	RESERVED	AUTOIEN	RESERVED	BLOCK	SOFTREQ
15	14	13	12	11	10	9	8
RESERVED	RESERVED	TV	vs	RESERVED			0
7	6	5	4	3	2	1	0
SAFIX	DAFIX	SADIR	DADIR	IR GDMAMS		BME	GDMAEN

#### 2. Descriptor fetches Mode

Ī	31	30	29	28	27	26	25	24
I	NAME OF TAXABLE PARTY.	RESERVED	RESERVED					
9	23	22	21	20	19	17	16	
7	RESERVED	SABNDERR	DABNDERR		RESERVED		BLOCK	SOFTREQ
	15	14	13	12	11	10	9	8
	RESE	RVED	TW	S	RESERVED	D_INTS	RESE	RVED
Ï	7	6	5	4	3	2	1	0
	SAFIX	DAFIX	SADIR	DADIR	GDM	AMS	ВМЕ	GDMAEN

#### NOTE:

- □ The bit [REQ\_ATV] and [ACK\_ATV] must be set first before using I/O to Memory mode with Descriptor fetch transfer. These two bits cannot do any setup in command information within descriptor list configuration. The [SABNDERR], [DABNDERR], [GDMAERR] can also be read at descriptor fetch mode.
- Regardless of GDMA operate in descriptor mode or non-descriptor mode, when transfer width is 16-bit (half word) and the address with decrement function enable for starting source address or destination address or both are used should set the least two bit of addresses is 0xF.

Publication Release Date: Jun. 18, 2010



**Control Register of Non-Descriptor fetches Mode:** 

Bits	Descriptions	
[22]	SABNDERR	Source Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00  If TWS [13:12]=01, GDMA_SRCB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_SRCB is on the boundary alignment.  1 = the GDMA_SRCB not on the boundary alignment  The SABNDERR register bits just can be read only.
[21]	DABNDERR	Destination Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00  If TWS [13:12]=01, GDMA_DSTB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_DSTB is on the boundary alignment.  1 = the GDMA_DSTB not on the boundary alignment  The DABNDERR register bits just can be read only.
[19]	AUTOIEN	Auto initialization Enable  0 = Disables auto initialization  1 = Enables auto initialization, the GDMA_CSRCO/1, GDMA_CDSTO/1, and GDMA_CTCNTO/1 registers are updated by the GDMA_SRCO/1, GDMA_DSTO/1, and GDMA_TCNTO/1 registers automatically when transfer is complete.  GDMA will start another transfer when SOFTREQ set again.
[17]	вьоск	Bus Lock  0 = Unlocks the bus during the period of transfer  1 = locks the bus during the period of transfer

173

Publication Release Date: Jun. 18, 2010



Bits	Descriptions					
[16]	SOFTREQ	Software Triggered GDMA Request  Software can request the GDMA transfer service by setting this bit to This bit is automatically cleared by hardware when the transfer completed. This bit is available only while GDMAMS [3:2] register bits set on software mode (memory to memory and memory to I/O).				
[13:12]	TWS	Transfer Width Select  00 = One byte (8 bits) is transferred for every GDMA operation  01 = One half-word (16 bits) is transferred for every GDMA operation  10 = One word (32 bits) is transferred for every GDMA operation  11 = Reserved  The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection				
[7]	SAFIX	Source Address Fixed  0 = Source address is changed during the GDMA operation  1 = Do not change the destination address during the GDMA operation.  This feature can be used when data were transferred from a single source to multiple destinations.				
[6]	DAFIX	Destination Address Fixed  0 = Destination address is changed during the GDMA operation  1 = Do not change the destination address during the GDMA operation.  This feature can be used when data were transferred from multiple sources to a single destination.				
[5]	DADIR	Source Address Direction  0 = Source address is incremented successively  1 = Source address is decremented successively				
[4]	DADIR	Destination Address Direction  0 = Destination address is incremented successively  1 = Destination address is decremented successively				
[3:2]	GDMAMS	GDMA Mode Select  00 = Software mode  01 = Reserved  10 = Reserved  11 = Reserved				



Bits	Descriptions	
		Burst Mode Enable
		0 = Disables the 8-data burst mode
		1 = Enables the 8-data burst mode
[1]	ВМЕ	If there are 8 words to be transferred, and the BME $[1] = 1$ , the GDMA_TCNTx should be 0x01. However, if BME $[1] = 0$ , the GDMA_TCNTx should be 0x08.
		It has to set BME [1] = 0 for I/O device access.
		GDMA Enable
		0 = Disables the GDMA operation
		1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode.
[0]	GDMAEN	Note:
		When operate in Non-Descriptor mode, this bit determines the Memory-to Memory, Memory-to-I/O and I/O-to-Memory operation or not.
		When operate in Descriptor mode, this bit is determined in descriptor list.
		Note: Channel reset will clear this bit.



**Descriptor fetches mode of Control Register:** 

Bits	Descriptions	
[22]	SABNDERR	Source Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_SRCB [1:0] should be 00  If TWS [13:12]=01, GDMA_SRCB [0] should be 0  Except the SADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_SRCB is on the boundary alignment.  1 = the GDMA_SRCB not on the boundary alignment  The SABNDERR register bits just can be read only.
[21]	DABNDERR	Destination Address Boundary Alignment Error Flag  If TWS [13:12]=10, GDMA_DSTB [1:0] should be 00  If TWS [13:12]=01, GDMA_DSTB [0] should be 0  Except the DADIR function enabled.  The address boundary alignment should be depended on TWS [13:12].  0 = the GDMA_DSTB is on the boundary alignment.  1 = the GDMA_DSTB not on the boundary alignment  The DABNDERR register bits just can be read only.
[17]	BLOCK	Bus Lock  0 = Unlocks the bus during the period of transfer  1 = locks the bus during the period of transfer
[13:12	TWS	Transfer Width Select  00 = One byte (8 bits) is transferred for every GDMA operation  01 = One half-word (16 bits) is transferred for every GDMA operation  10 = One word (32 bits) is transferred for every GDMA operation  11 = Reserved  The GDMA_SCRB and GDMA_DSTB should be alignment under the TWS selection
[10]	D_INTS	Descriptor Fetch Mode Interrupt Select  0 = The interrupt will take place at every end of descriptor fetch transfer.  1 = The interrupt only take place at the last descriptor fetch transfer.  NOTE: this bit is only available in descriptor mode and lists intention.

176

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Source Address Fixed
		0 = Source address is changed during the GDMA operation
[7]	SAFIX	1 = Do not change the source address during the GDMA operation. This feature can be used when data were transferred from a single source to multiple destinations.
		Destination Address Fixed
		0 = Destination address is changed during the GDMA operation
[6]	DAFIX	1 = Do not change the destination address during the GDMA operation. This feature can be used when data were transferred from multiple sources to a single destination.
		Source Address Direction
[5]	SADIR	0 = Source address is incremented successively
		1 = Source address is decremented successively
		Destination Address Direction
[4]	DADIR	0 = Destination address is incremented successively
		1 = Destination address is decremented successively
		GDMA Mode Select
		00 = Software mode
[3:2]	GDMAMS	01 = Reserved
de		10 = Reserved
		11 = Reserved
2-0		Burst Mode Enable
	P	0 = Disables the 8-data burst mode
SYZ	753	1 = Enables the 8-data burst mode
[1]	BME	If there are 8 words to be transferred, and the BME $[1] = 1$ , the GDMA_TCNTx should be 0x01. However, if BME $[1] = 0$ , the GDMA_TCNTx should be 0x08.
	12 V	It has to set BME [1] = 0 for I/O device access.



Bits	Descriptions	
		GDMA Enable
		0 = Disables the GDMA operation
	GDMAEN	1 = Enables the GDMA operation; this bit will be clear automatically when the transfer is complete on AUTOIEN [19] register bit is on Disable mode.
[0]		When operate in Non-Descriptor mode, this bit determines the Memory-to-Memory, Memory-to-I/O and I/O-to-Memory operation or not.
		When operate in Descriptor mode, this bit determines the I/O-to-Memory operation or not.
		Channel reset will clear this bit.



## Channel 0/1 Source Base Address Register (GDMA\_SRCB0, GDMA\_SRCB1)

Register	Address	R/W	Description	Reset Value
GDMA_SRCB0	0xB000_4004	R/W	Channel 0 Source Base Address Register	0x0000_0000
GDMA_SRCB1	0xB000_4024	R/W	Channel 1 Source Base Address Register	0x0000_0000

1 4 7 2 3 1 7 7 7										
31	30	29	28	27	26	25	24			
SRC_BASE_ADDR [31:24]										
23	22	21	20	19	18	17	16			
	SRC_BASE_ADDR [23:16]									
15	14	13	12	11	10	9	8			
		S	RC_BASE_A	ADDR [15:8	3]	9	20 C			
7	6	5	4	3	2	1	0			
	SRC_BASE_ADDR [7:0]									

Bits	Descriptions	
[31:0]	SRC_BASE_ADDR	32-bit Source Base Address  The GDMA channel starts reading its data from the source address as defined in this source base address register.

179

Publication Release Date: Jun. 18, 2010



## Channel 0/1 Destination Base Address Register (GDMA\_DSTB0, GDMA\_DSTB1)

Register	Address	R/W	Description	Reset Value
GDMA_DSTB0	0xB000_4008	R/W	Channel 0 Destination Base Address Register	0x0000_0000
GDMA_DSTB1	0xB000_4028	R/W	Channel 1 Destination Base Address Register	0x0000_0000

1 4 7 2 3 1 7 7 3										
31	30	29	28	27	26	25	24			
DST_BASE_ADDR [31:24]										
23	22	21	20	19	18	17	16			
	DST_BASE_ADDR [23:16]									
15	14	13	12	11	10	9	8			
		D	ST_BASE_A	ADDR [15:8	3]	9	20 C			
7	6	5	4	3	2	1	0			
	DST_BASE_ADDR [7:0]									

Bits	Descriptions	
[31:0]	DST_BASE_ADDR	32-bit Destination Base Address  The GDMA channel starts writing its data to the destination address as defined in this destination base address register. During a block transfer, the GDMA determines successive destination addresses by adding to or subtracting from the destination base address.

Publication Release Date: Jun. 18, 2010 Revision: A4



### Channel 0/1 Transfer Count Register (GDMA\_TCNT0, GDMA\_TCNT1)

Register	Address	R/W	Description	Reset Value
GDMA_TCNT0	0xB000_400C	R/W	Channel 0 Transfer Count Register	0x0000_0000
GDMA_TCNT1	0xB000_402C	R/W	Channel 1 Transfer Count Register	0x0000_0000

					7 / / / /	7////	
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
TFR_CNT [23:16]							
15	14	13	12	11	10	9	8
TFR_CNT [15:8]							
7	6	5	4	3	2	1	0
TFR_CNT [7:0]							

Bits	Descriptions	
[23:0]	TFR_CNT	Transfer Count  Non-Descriptor Mode:24-bit TFR_CNT [23:0]  The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16M -1.
**		Descriptor Mode: 14-bit TFR_CNT [13:0]  The TFR_CNT represents the required number of GDMA transfers. The maximum transfer count is 16K -1.

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 Current Source Register (GDMA\_CSRC0, GDMA\_CSRC1)

Register	Address R/W		Description	Reset Value	
GDMA_CSRC0	0xB000_4010	R	Channel 0 Current Source Address Register	0x0000_0000	
GDMA_CSRC1	0xB000_4030	R	Channel 1 Current Source Address Register	0x0000_0000	

					7///	7/1/1	
31	30	29	28	27	26	25	24
CURRENT_SRC_ADDR [31:24]							
23	22	21	20	19	18	17	16
CURRENT_SRC_ADDR [23:16]							
15	14	13	12	11	10	9	8
CURRENT_SRC_ADDR [15:8]							
7	6	5	4	3	2	1	0
CURRENT_SRC_ADDR [7:0]							

Bits	Descriptions	
[31:0]	CURRENT_SRC_ADDR	32-bit Current Source Address  The CURRENT_SRC_ADDR indicates the source address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive source addresses by adding to or subtracting from the source base address. Depending on the settings you make to the control register, the current source
		address will remain the same or will be incremented or decremented.

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 Current Destination Register (GDMA\_CDST0, GDMA\_CDST1)

Register	Address	R/W	Description	Reset Value
GDMA_CDST0	0xB000_4014	R	Channel 0 Current Destination Address Register	0x0000_0000
GDMA_CDST1	0xB000_4034	R	Channel 1 Current Destination Address Register	0x0000_0000

					7///	7 / / 1	
31	30	29	28	27	26	25	24
CURRENT_DST_ADDR [31:24]							
23	22	21	20	19	18	17	16
CURRENT_DST_ADDR [23:16]							
15	14	13	12	11	10	9	8
CURRENT_DST_ADDR [15:8]							
7	6	5	4	3	2	1	0
	CURRENT_DST_ADDR [7:0]						

Bits	Descriptions	
		32-bit Current Destination Address
[31:0]	CURRENT_DST_ADDR	The CURRENT_DST_ADDR indicates the destination address where the GDMA transfer is just occurring. During a block transfer, the GDMA determines the successive destination addresses by adding to or subtracting from the destination base address. Depending on
参		the settings you make to the control register, the current destination address will remain the same or will be incremented or decremented.

183

Publication Release Date: Jun. 18, 2010



# Channel 0/1 Current Transfer Count Register (GDMA\_CTCNT0, GDMA\_CTCNT1)

Register	Address	R/W	Description	Reset Value
GDMA_CTCNT0	0xB000_4018	R	Channel 0 Current Transfer Count Register	0x0000_0000
GDMA_CTCNT1	0xB000_4038	R	Channel 1 Current Transfer Count Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	CURENT_TFR_CNT [23:16]						
15	14	13	12	11	10	9	8
	CURRENT_TFR_CNT [15:8]						
7	6	5	4	3	2	1	0
	CURRENT_TFR_CNT [7:0]						

Bits	Descriptions			
[23:0]	CURRENT_TFR_CNT	Current Transfer Count The Current transfer count register indicates the number of transfer being performed.		
老		Non-Descriptor Mode: 24-bit CURENT_TFR_CNT [23:0]  Descriptor Mode : 14-bit CURENT_TFR_CNT [13:0]		

Publication Release Date: Jun. 18, 2010



# Channel 0/1 Descriptor Register (GDMA\_DADR0/1)

Address R/W Descr		Description	Reset Value	
GDMA_DADR0	0xB000_401C	R/W	Channel 0 Control Register	0x0000_0004
GDMA_DADR1	0xB000_403C	R/W	Channel 1 Control Register	0x0000_0004

					**************************************	1			
31	30	29	28	27	26	25	24		
	Descriptor Address[31:24]								
23	22	21	20	19	18	17	16		
			Descrip	tor Addres	s[23:16]	(O) (			
15	14	13	12	11	10	9	8		
			Descrip	otor Addres	ss[15:8]	187	3/2		
7	6	5	4	3	2	1	0		
D	Descriptor Address[7:4]				NON_DSPTRMODE	ORDEN	RESET		

Bits	Descriptions	
[31:4]	Descriptor	Descriptor Address
[31.4]	Address	Contains address of next descriptor.
[3]	RUN	Run  The RUN bit can be cleared during descriptor data transfer, and set RUN bit to starts the stopped channel under [Descriptor Address] and [Non-DSPTRMODE] bits are set properly. When RUN bit is cleared and the NON_DSPTRMODE bit is set that non-descriptor fetch occurs whether a valid descriptor address is written to register GDMA_DADRx or not. This bit will reset automatically when each descriptor transfer stopped or the bit in descriptor list is zero. The Descriptor interrupt is determined by bit-10 of the GDMA_CTLx Register.
		0 = Stops the channel.
		1 = Starts the channel.
		Note: must co-operate to [NON_DSPTRMODE] to start the channel with Descriptor fetch function.

185

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Non-Descriptor-Fetch
[2]	NON_DSPTRMODE	When NON_DSPTRMODE is set, the channel is considered as a channel with no descriptors. In this mode, the GDMA does not initiate descriptor fetching and software can program the SCRBx, DSTBx, CTRx and TCNTx registers to transfer data until the TCNTx reaches zero. The GDMA_DADRx register is not used in non-descriptor mode. If NON_DSPTRMDOE is cleared under [RUN] and [Descriptor Address] are set properly, GDMA controller initiates descriptor-fetching. The descriptor fetch transfer stops when the counter for the current transfer reaches zero, [RUN] bit is cleared and [NON_DSPTRMODE] is set base on the bits of the descriptor list.
		0 = Descriptor-fetch transfer
		1 = NON-descriptor-fetch transfer
		Note: this bit = 1 will disable Descriptor function regardless of the RUN bit is 1 or not.
		Enable Ordering Execution for Descriptor List
		The GDMA_DADRx [ORDEN] determine which the next descriptor address will be fetched. If [ORDEN] is set, the GDMA controller fetches the next descriptor from Current GDMA_DADRx [Descriptor Address] + 16 bytes.
		If this bit is cleared, GDMA fetches the next descriptor address from the current GDMA_DADRx [Descriptor Address] register.
[1]	ORDEN	GDMA_DADRx [ORDEN] is relevant only for descriptor-fetch function (GDMA_DADRx [NON_DSPTRMODE] = 0).
老人		0 = Disable descriptor ordering. Fetch the next descriptor from register GDMA_DDADRx [Descriptor Address].
2		1 = Enable descriptor ordering.
	a diffe	Reset Channel
[0]	RESET	0 = Disable channel reset.
	12 ST.	1 = Enable channel status reset and disable descriptor based function.

Publication Release Date: Jun. 18, 2010



#### Channel 0/1 GDMA Internal Buffer Register (GDMA\_INTBUF0/1)

Software can set the [17-16] bit of GDMA\_INTCS to select channels and watch the value which has read from memory.

Register	Address	R/W	Description	Reset Value
GDMA_INTBUFO	0xB000_4080	R	GDMA Internal Buffer Word 0	0x0000_0000
GDMA_INTBUF1	0xB000_4084	R	GDMA Internal Buffer Word 1	0x0000_0000
GDMA_INTBUF2	0xB000_4088	R	GDMA Internal Buffer Word 2	0x0000_0000
GDMA_INTBUF3	0xB000_408C	R	GDMA Internal Buffer Word 3	0x0000_0000
GDMA_INTBUF4	0xB000_4090	R	GDMA Internal Buffer Word 4	0x0000_0000
GDMA_INTBUF5	0xB000_4094	R	GDMA Internal Buffer Word 5	0x0000_0000
GDMA_INTBUF6	0xB000_4098	R	GDMA Internal Buffer Word 6	0x0000_0000
GDMA_INTBUF7	0xB000_409C	R	GDMA Internal Buffer Word 7	0x0000_0000

31	30	29	28	27	26	25	24			
	DATA_BUFFER [31:24]									
23	22	21	20	19	18	17	16			
		ı	DATA_BUFF	ER [23:16]						
15	14	13	12	11	10	9	8			
0/	DATA_BUFFER [15:8]									
7	6	5	4	3	2	1	0			
lin.			DATA_BU	FER [7:0]						

Bits	Descriptions	
[31:0]	DATA_BUFFER	Internal Buffer Register  Each channel has its own internal buffer from Word 0 to Word 7. The [17-16] bit of GDMA_INTCS will determine the values of channels mapping to GDMA_INTBUF0~7.
		NOTE: The GDMA_INTBUF0~7 are available when burst mode used, otherwise, only the GDMA_INTBUF0 available.

Publication Release Date: Jun. 18, 2010



# Channel 0/1 GDMA Interrupt Control and Status Register (GDMA\_INTCS)

Register	Address	R/W	Description	Reset Value
GDMA_INTCS	0xB000_40A0	R/W	Interrupt Control and Status Register (2 Chs)	0x0000_0000

					6/// 5/	11/		
31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
		RESER	VED			BUF_RD_SEL		
15	14	13	12	11	10	9	8	
	RESE	RVED		TERR1F	TC1F	TERROF	TCOF	
7	6	5	4	3	2	1	0	
RESERVED				TERR1EN	TC1EN	TERROEN	TCOEN	

Bits	Descriptions	
		Internal Buffer Read Select
		00 = Read Internal Buffer for Channel 0
[17:16]	BUF_RD_SEL	01 = Read Internal Buffer for Channel 1
		10 = RESERVED
		11 = RESERVED
		Channel 1 Transfer Error
7 / / / / / / / / / / / / / / / / / / /		O = No error occurs
[11]	TERR1F	1 = Hardware sets this bit on a GDMA transfer failure
100	200	This bit will be cleared when write logic 1.
		Transfer error will generate GDMA interrupt
	(C. S)	Channel 1 Terminal Count
	50 0	0 = Channel does not expire
[10]	TC1F	1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1.
		TC1 is the GDMA interrupt flag. TC1 or GDMATERR1 will generate interrupt

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
[9]	TERROF	Channel O Transfer Error  O = No error occurs  1 = Hardware sets this bit on a GDMA transfer failure  This bit will be cleared when write logic 1.  Transfer error will generate GDMA interrupt
[8]	TCOF	Channel O Terminal Count  0 = Channel does not expire  1 = Channel expires; this bit is set only by GDMA hardware, and clear by software to write logic 1.  TCO is the GDMA interrupt flag. TCO or GDMATERRO will generate interrupt
[3]	TEER1EN	Channel 1 Interrupt Enable for Transfer Error  0 = Disable Interrupt  1 = Enable Interrupt
[2]	TC1EN	Channel 1 Interrupt Enable for Terminal Count  0 = Disable Interrupt  1 = Enable Interrupt
[1]	TEEROEN	Channel O Interrupt Enable for Transfer Error  0 = Disable Interrupt  1 = Enable Interrupt
[0]	TCOEN	Channel O Interrupt Enable for Terminal Count  0 = Disable Interrupt  1 = Enable Interrupt

#### 7.7 USB Host Controller (USBH)

The **Universal Serial Bus (USB)** is a fast, bi-directional, isochronous, low-cost, dynamically attachable serial interface standard intended for USB devices. The USB is a 4-wire serial cable bus that supports serial data exchange between a Host Controller and a network of peripheral devices. The attached peripherals share USB bandwidth through a host-scheduled, token-based protocol. Peripherals may be attached, configured, used, and detached, while the host and other peripherals continue operation (i.e. hot plug and unplug is supported).

189

Publication Release Date: Jun. 18, 2010



A major design goal of the USB standard was to allow flexible, plug-and-play networks of USB devices. In any USB network, there will be only one host, but there can be many devices and hubs.

The USB Host Controller includes the following features

- Fully compliant with USB Revision 2.0 specification.
- Enhanced Host Controller Interface (EHCI) Revision 1.0 compatible.
- Open Host Controller Interface (OHCI) Revision 1.0 compatible.
- Supports high-speed (480Mbps), full-speed (12Mbps) and low-speed (1.5Mbps) USB devices.
- Supports Control, Bulk, Interrupt, Isochronous and Split transfers.
- Integrated a port routing logic to route full/low speed device to OHCI controller.
- Built-in DMA for real-time data transfer.

#### 7.7.1 Register Mapping

Register	Offset	R/W	Description	Reset Value		
Capability F	Registers (USBI	H_BA =	0xB000_5000)			
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020		
EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000_0012		
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000_0000		
Operationa	Operational Registers					
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000		
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1004		
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000		
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000		
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000		
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000		
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6		
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000		
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000		
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000		
Miscellaneo	ous Registers	10 4				
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060		

190

Publication Release Date: Jun. 18, 2010



Register	Offset	R/W	Description	Reset Value
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020
OHCI Regis	ters (USBO_BA	= 0xB0	000_7000)	•
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000
HcComSts	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF
HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000
HcLSTH	0xB000_7044	R/W	Host Controller Low Speed Threshold Register	0x0000_0628
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000
OHCI USB (	Configuration R	egister	1	1
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000
			191 Publication Release Da	ate: Jun. 18, 2010 Revision: A4



#### 7.7.2 Register Details

# **EHCI Version Number Register (EHCVNR)**

Register	Address	R/W	Description	Reset Value
EHCVNR	0xB000_5000	R	EHCI Version Number Register	0x0095_0020

					11///	0.7.7.0		
31	30	29	28	27	26	25	24	
Version								
23	22	21	20	19	18	17	16	
Version								
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
CR_Length								

Bits	Descriptions	
[31:16]	Version	Host Controller Interface Version Number  This is a two-byte register containing a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision and the least significant byte is the minor revision.
[7:0]	CR_Length	Capability Registers Length  This register is used as an offset to add to register base to find the beginning of the Operational Register Space.

192

Publication Release Date: Jun. 18, 2010



# **EHCI Structural Parameters Register (EHCSPR)**

Register	Address	R/W	Description	Reset Value
EHCSPR	0xB000_5004	R	EHCI Structural Parameters Register	0x0000_0012

					12 1 16			
31	30	29	28	27	26	25	24	
			Rese	rved		, DV		
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
	N_	CC			N_I	PCC	0 0	
7	6	5	4	3	2	1	0	
Reserved PPC					N_P	ORTS	W.	

Bits	Descriptio	Descriptions							
		Number of Companion Controller							
		This field indicates the number of companion controllers associated with this USB 2.0 host controller.							
[15:12]	N_CC	A zero in this field indicates there are no companion host controllers. Portownership hand-off is not supported. Only high-speed devices are supported on the host controller root ports.							
*		A value larger than zero in this field indicates there are companion USB 1.1 host controller(s). Port-ownership hand-offs are supported. High, Full- and Low-speed devices are supported on the host controller root ports.							
SY 20	P	Number of Ports per Companion Controller							
	70	This field indicates the number of ports supported per companion host controller. It is used to indicate the port routing configuration to system software.							
[11:8]	N_PCC	For example, if N_PORTS has a value of 6 and N_CC has a value of 2 then N_PCC could have a value of 3. The convention is that the first N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, etc. In the previous example, the N_PCC could have been 4, where the first 4 are routed to companion controller 1 and the last two are routed to companion controller 2.							
	2	The number in this field must be consistent with N_PORTS and N_CC.							

Publication Release Date: Jun. 18, 2010



Bits	Descriptio	Descriptions					
		Port Power Control					
[4]	PPC	This field indicates whether the host controller implementation includes port power control. A one in this bit indicates the ports have port power switches. A zero in this bit indicates the port do not have port power stitches. The value of this field affects the functionality of the <i>Port Power</i> field in each port status and control register.					
		Number of Physical Downstream Ports					
[3:0]	N_PORTS	This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 1H to FH. A zero in this field is undefined.					



# EHCI Capability Parameters Register (EHCCPR)

Register	Address	R/W	Description	Reset Value
EHCCPR	0xB000_5008	R	EHCI Capability Parameters Register	0x0000_0000

					17-21-5-54		
31	30	29	28	27	26	25	24
			Rese	erved		~ U)	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
EECP							
7	6	5	4	3	2	1	0
	ISO_S	СН_ТН		Reserved	ASPC	PFList	64B

	Descriptions	
[15:8]	EECP	EHCI Extended Capabilities Pointer (EECP)
,		8'h0: No extended capabilities are implemented.
[7:4]	ISO_SCH_TH	Isochronous Scheduling Threshold
		Asynchronous Schedule Park Capability
[2]	ASPC	1'b0: This EHCI host controller doesn't support park feature of high-speed queue heads in the Asynchronous Schedule.
7		Programmable Frame List Flag
[1]	PFList	1'b0: System software must use a frame list length of 1024 elements with this EHCI host controller.
XV	64B	64-bit Addressing Capability
[0]		
[0]	64B	1'b0: Data structure using 32-bit address memory pointers.



# **USB Command Register (UCMDR)**

Register	Address	R/W	Description	Reset Value
UCMDR	0xB000_5020	R/W	USB Command Register	0x0008_0000

				-	17-1 7 14		
31	30	29	28	27	26	25	24
			Rese	erved		~ 2)a	
23	22	21	20	19	18	17	16
			INT_T	H_CTL		, CO ( F	7
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved	AsynADB	ASEN	PSEN	FLSize HCRESE		HCRESET	RunStop

Bits	Descriptions	
		Interrupt Threshold Control (R/W)
	INT_TH_CTL	This field is used by system software to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below. If software writes an invalid value to this register, the results are undefined. Value Maximum Interrupt Interval
		00h Reserved
3/2		01h 1 micro-frame
100		02h 2 micro-frames
[23:16]		04h 4 micro-frames
(/////////////////////////////////////	.32-	08h 8 micro-frames (default, equates to 1 ms)
W/O		10h 16 micro-frames (2 ms)
16	15° 1	20h 32 micro-frames (4 ms)
	67.12	40h 64 micro-frames (8 ms)
	(0,9)	Any other value in this register yields undefined results.
	The state of	Software modifications to this bit while HCHalted bit is equal to zero results in undefined behavior.

196



Bits	Descriptions	
		Interrupt on Async Advance Doorbell (R/W)
		This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Software must write a 1 to this bit to ring the doorbell.
[6]	AsynADB	When the host controller has evicted all appropriate cached schedule state, it sets the <i>Interrupt on Async Advance</i> status bit in the USBSTS register. If the <i>Interrupt on Async Advance Enable</i> bit in the USBINTR register is a one then the host controller will assert an interrupt at the next interrupt threshold.
		The host controller sets this bit to a zero after it has set the <i>Interrupt on Async Advance</i> status bit in the USBSTS register to a one.
		Software should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results.
	ASEN	Asynchronous Schedule Enable (R/W)
[5]		This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean:
		0b Do not process the Asynchronous Schedule
		1b Use the ASYNCLISTADDR register to access the Asynchro-nous Schedule
	PSEN	Periodic Schedule Enable (R/W)
[4]		This bit controls whether the host controller skips processing the Periodic Schedule. Values mean:
		0b Do not process the Periodic Schedule
Also.		1b Use the PERIODICLISTBASE register to access the Periodic Schedule
		Frame List Size (R/W or RO)
[3:2]	FLSize	This field is R/W only if <i>Programmable Frame List Flag</i> in the HCCPARAMS registers is set to a one. This field specifies the size of the frame list. The size the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index. Values mean:
[3,2]		00b 1024 elements (4096 bytes) Default value
	(G) 1/2	01b 512 elements (2048 bytes)
	(0,1)	10b 256 elements (1024 bytes) – for resource-constrained environment
	572	11b Reserved



Bits	Descriptions	
		Host Controller Reset (HCRESET) (R/W)
	HCRESET	This control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset.
		When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.
[1]		All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s), with the side effects. Software must reinitialize the host controller in order to return the host controller to an operational state.
		This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register.
		Software should not set this bit to a one when the HCHalted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.
		Run/Stop (R/W)
[0]	RunStop	1=Run. 0=Stop. When set to a 1, the Host Controller proceeds with execution of the schedule. The Host Controller continues execution as long as this bit is set to a 1. When this bit is set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears the Run bit. The HC Halted bit in the status register indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state. Software must not write a one to this field unless the host controller is in the Halted state (i.e. HCHalted in the USBSTS register is a one). Doing so will yield undefined results.

Publication Release Date: Jun. 18, 2010



# **USB Status Register (USTSR)**

Register	Address	R/W	Description	Reset Value
USTSR	0xB000_5024	R/W	USB Status Register	0x0000_1000

					N. Y. W.		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
ASSTS	PSSTS	RECLA	HCHalted	HCHalted Reserved			
7	6	5	4	3	2	1	0
Reserved		IntAsynA	HSERR	FLROVER	PortCHG	UERRINT	USBINT

Bits	Descriptions	
[15]	ASSTS	Asynchronous Schedule Status (RO)  The bit reports the current real status of the Asynchronous Schedule. If this bit is a zero then the status of them Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either r enabled (1) or disabled (0).
[14]	PSSTS	Periodic Schedule Status (RO)  The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to <i>immediately</i> disable or enable the Periodic Schedule when software transitions the <i>Periodic Schedule Enable</i> bit in the USBCMD register. When this bit and the <i>Periodic Schedule Enable</i> bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).
[13]	RECLA	Reclamation (RO) This is a read-only status bit, which is used to detect an empty asynchronous schedule.

199

Publication Release Date: Jun. 18, 2010



Bits	Descriptions				
[12]	HCHalted	HCHalted (RO)  This bit is a zero whenever the Run/Stop bit is a one. The Host Controller sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller hardware (e.g. internal error).			
[5]	IntAsynA	Interrupt on Async Advance (R/WC)  System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.			
[4]	HSERR	Host System Error (R/WC)  The Host Controller sets this bit to 1 when a serious error occurs during a host system access involving the Host Controller module.			
[3]	FLROVER	Frame List Rollover (R/WC)  The Host Controller sets this bit to a one when the Frame List Index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size (as programmed in the Frame List Size field of the USBCMD register) is 1024, the Frame Index Register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.			
[2]	PortCHG	Port Change Detect (R/WC)  The Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a Force Port Resume bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the Connect Status Change being set to a one after system software has relinquished ownership of a connected port by writing a one to a port's Port Owner bit.  This bit is allowed to be maintained in the Auxiliary power well. Alternatively, it is also acceptable that on a D3 to D0 transition of the EHCI HC device, this bit is loaded with the OR of all of the PORTSC change bits (including: Force port resume, over-current change, enable/disable change and connect status change).			
[1]	UERRINT	USB Error Interrupt (USBERRINT) (R/WC)  The Host Controller sets this bit to 1 when completion of a USB transaction results in an error condition (e.g., error counter underflow). If the TD or which the error interrupt occurred also had its IOC bit set, both this bit and USBINT bit are set.			

200

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
	[0] <b>USBINT</b>	USB Interrupt (USBINT) (R/WC)
[0]		The Host Controller sets this bit to 1 on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set.
		The Host Controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes).

201



# USB Interrupt Enable Register (UIENR)

Register	Address	R/W	Description	Reset Value
UIENR	0xB000_5028	R/W	USB Interrupt Enable Register	0x0000_0000

					12 1 16		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	rved	100	(A) (E)	
15	14	13	12	11	10	9	8
	Reserved						100
7	6	5	4	3	2	1	0
Rese	erved	AsynAEN	HSERREN	FLREN	PCHGEN	UERREN	USBIEN

Bits	Descriptions	
		Interrupt on Async Advance Enable
[5]	AsynAEN	When this bit is a one, and the <i>Interrupt on Async Advance</i> bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the <i>Interrupt on Async Advance</i> bit.
10000		Host System Error Enable
[4]	HSERREN	When this bit is a one, and the Host System Error Status bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.
(N) 10	.524	Frame List Rollover Enable
[3]	FLREN	When this bit is a one, and the Frame List Rollover bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.
	Co Colo	Port Change Interrupt Enable
[2]	PCHGEN	When this bit is a one, and the Port Change Detect bit in the USBSTS register is a one, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.



Bits	Descriptions	
[1]	UERREN	USB Error Interrupt Enable  When this bit is a one, and the USBERRINT bit in the USBSTS register is a one, the host t controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit.
[0]	USBIEN	USB Interrupt Enable  When this bit is a one, and the USBINT bit in the USBSTS register is a one, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBINT bit.



# USB Frame Index Register (UFINDR)

Register	Address	R/W	Description	Reset Value
UFINDR	0xB000_502C	R/W	USB Frame Index Register	0x0000_0000

				-	17-01-7-14			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Rese	erved	100	(D) (E	2	
15	14	13	12	11	10	9	8	
Rese	rved			Fram	eIND	92	7 6	
7	6	5	4	3	2	1	0	
			Fram	eIND			W.	

Bits	Descriptions	
[13:0]	FrameIND	Frame Index  The value in this register increment at the end of each time frame (e.g. micro-frame). Bits [N: 3] are used for the Frame List current index. This means that each location of the frame list is accessed 8 times (frames or micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register.



### **USB Periodic Frame List Base Address Register (UPFLBAR)**

Register	Address	R/W	Description	Reset Value
UPFLBAR	0xB000_5034	R/W	USB Periodic Frame List Base Address Register	0x0000_0000

31	30	29	28	27	26	25	24
			ВАГ	DDR	0	, 5)V	
23	22	21	20	19	18	17	16
			BAI	DDR		(D) (E	2
15	14	13	12	11	10	9	8
	BAI	DDR		Reserved			
7	6	5	4	3	2	1	0
			Rese	rved			W.

Bits	Descriptions	
[31:12]	BADDR	Base Address (Low)
[31:12]	BADDR	These bits correspond to memory address signals [31:12], respectively.



Publication Release Date: Jun. 18, 2010



# **USB Current Asynchronous List Address Register (UCALAR)**

Register	Address	R/W	Description	Reset Value
UCALAR	0xB000_5038	R/W	USB Current Asynchronous List Address Register	0x0000_0000

				-	17-1 7 17		
31	30	29	28	27	26	25	24
			LI	PL	0	Y 2)2	
23	22	21	20	19	18	17	16
			LI	PL	100	(D) (E	2
15	14	13	12	11	10	9	8
	•		LI	PL		9	0 0
7	6	5	4	3	2	1	0
	LPL				Reserved		W.

Bits	Descriptions	
[31:5]	LPL	Link Pointer Low (LPL) These bits correspond to memory address signals [31:5], respectively. This field may only reference a Queue Head (QH).

206

Publication Release Date: Jun. 18, 2010



#### **USB Asynchronous Schedule Sleep Timer Register**

Register	Address	R/W	Description	Reset Value
UASSTR	0xB000_503C	R/W	USB Asynchronous Schedule Sleep Timer Register	0x0000_0BD6

					17-61-58		
31	30	29	28	27	26	25	24
			Rese	rved		, 5)V	
23	22	21	20	19	18	17	16
			Rese	erved	100	(D) (E	2
15	14	13	12	11	10	9	8
	Rese	rved		ASTMR			
7	6	5	4	3	2	1	0
	•	•	AST	MR	•		W.

Bits	Descriptions	
		Asynchronous Schedule Sleep Timer
		This field defines the AsyncSchedSleepTime of EHCI spec.
[11:0]	ASSTMR	The asynchronous schedule sleep timer is used to control how often the host controller fetches asynchronous schedule list from system memory while the asynchronous schedule is empty.
-sit-		The default value of this timer is 12'hBD6. Because this timer is implemented in UTMI clock (30MHz) domain, the default sleeping time will be about 100us.



# USB Configure Flag Register (UCFGR)

Register	Address	R/W	Description	Reset Value
UCFGR	0xB000_5060	R/W	USB Configure Flag Register	0x0000_0000

31     30     29     28     27     26     25     24       Reserved       23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0       Reserved       CF						117-01-7-54		
23     22     21     20     19     18     17     16       Reserved       15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0	31	30	29	28	27	26	25	24
Reserved         15       14       13       12       11       10       9       8         Reserved         7       6       5       4       3       2       1       0				Rese	erved		Y 2)0	
15     14     13     12     11     10     9     8       Reserved       7     6     5     4     3     2     1     0	23	22	21	20	19	18	17	16
Reserved 7 6 5 4 3 2 1 0				Rese	erved	100	SOL LE	2
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8
	Reserved							1
Reserved CF	7	6	5	4	3	2	1	0
7//11				Reserved				CF

Bits	Descriptions	
		Configure Flag (CF)
[0]	CF	Host software sets this bit as the last action in its process of configuring the Host Controller. This bit controls the default port-routing control logic. Bit values and side-effects are listed below.
		0b Port routing control logic default-routes each port to an implementation dependent classic host controller.
-3/2-		1b Port routing control logic default-routes all ports to this host controller.



# **USB Port 0 Status and Control Register (UPSCR0)**

Register	Address	R/W	Description	Reset Value
UPSCR0	0xB000_5064	R/W	USB Port 0 Status and Control Register	0x0000_2000

					TANK AND		
31	30	29	28	27	26	25	24
			Rese	erved	(C)	, V)	
23	22	21	20	19	18	17	16
			Rese	erved		, CO ( C)	
15	14	13	12	11	10	9	8
Reserved PO		РО	PP	LSta	atus	Reserved	PRST
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
		Port Owner (R/W)
		This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero.
[13]	PO	System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
	4	Port Power (PP)
[12]	PP	Host controller has port power control switches. This bit represents the Current setting of the switch $(0 = off, 1 = on)$ . When power is not available on a port (i.e. $PP$ equals a 0), the port is nonfunctional and will not report attaches, detaches, etc.
		When an over-current condition is detected on a powered port and $PPC$ is a one, the $PP$ bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).
	\Q	209 Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
		Line Status (RO)
		These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one.
		The encoding of the bits are:
[11:10]	LStatus	Bits[11:10] USB State Interpretation
		00b SE0 Not Low-speed device, perform EHCI reset
		10b J-state Not Low-speed device, perform EHCI reset
		01b K-state Low-speed device, release ownership of port
		11b Undefined Not Low-speed device, perform EHCI reset.
		This value of this field is undefined if Port Power is zero.
		Port Reset (R/W)
		1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit.
[8]	PRST	Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero.
X		The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one.
	56	This field is zero if Port Power is zero.



Bits	Descriptions	
		Suspend (R/W)
		1=Port in suspend state. $0=$ Port not in suspend state. Default = $0.$ Port Enabled Bit and Suspend bit of this register define the port states as follows:
		Bits [Port Enabled, Suspend] Port State
		0X Disable
		10 Enable
		11 Suspend
[7]	Suspend	When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.
		A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:
		Software sets the Force Port Resume bit to a zero (from a one).
		Software sets the Port Reset bit to a one (from a zero).
		If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.
		This field is zero if Port Power is zero.



Bits	Descriptions	
		Force Port Resume (R/W)
		1= Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined.
[6]	FPResum	Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.
		Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero.
		This field is zero if Port Power is zero.
[5]	оссн	Over-current Change (R/WC)  Default = 0. 1=This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.
1		Over-current Active (RO)
[4]	OCACT	Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.
	V X	Port Enable/Disable Change (R/WC)
[3]	PENCHG	1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it.
	~ (S)	This field is zero if Port Power is zero.



Bits	Descriptions	
		Port Enabled/Disabled (R/W)
		1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.
[2]	PEN	Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.
		When the port is disabled (0b) downstream propagation of data is blocked on this port, except for reset.
		This field is zero if Port Power is zero.
		Connect Status Change (R/W)
[1]	сѕсн	1=Change in Current Connect Status. 0=No change. Default = 0. Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (i.e., the bit will remain set). Software sets this bit to 0 by writing a 1 to it.
		This field is zero if Port Power is zero.
[0]	сѕтѕ	Current Connect Status (RO)  1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set.  This field is zero if Port Power is zero.
		213 Publication Release Date: Jun. 18, 2010 Revision: A4



# **USB Port 1 Status and Control Register (UPSCR1)**

Register	Address	R/W	Description	Reset Value
UPSCR1	0xB000_5068	R/W	USB Port 1 Status and Control Register	0x0000_2000

					17 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
31	30	29	28	27	26	25	24
			Rese	erved	0	, V)	
23	22	21	20	19	18	17	16
Reserved				Reserved			
15	14	13	12	11	10	9	8
Reserved PO		PP	LStatus		Reserved	PRST	
7	6	5	4	3	2	1	0
Suspend	FPResum	OCCHG	OCACT	PENCHG	PEN	CSCHG	CSTS

Bits	Descriptions	
		Port Owner (R/W)
	РО	This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero.
[13]		System software uses this field to release ownership of the port to a selected host controller (in the event that the attached device is not a high-speed device). Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port.
	P	Port Power (PP)
[12]	PP	Host controller has port power control switches. This bit represents the Current setting of the switch $(0 = off, 1 = on)$ . When power is not available on a port (i.e. $PP$ equals a 0), the port is nonfunctional and will not report attaches, detaches, etc.
		When an over-current condition is detected on a powered port and $PPC$ is a one, the $PP$ bit in each affected port may be transitioned by the host controller from a 1 to 0 (removing power from the port).

Publication Release Date: Jun. 18, 2010



Bits	Descriptions			
[11:10]	LStatus	Line Status (RO)		
		These bits reflect the current logical levels of the D+ (bit 11) and D- (bit 10) signal lines. These bits are used for detection of low-speed USB devices prior to the port reset and enable sequence. This field is valid only when the port enable bit is zero and the current connect status bit is set to a one.		
		The encoding of the bits are:		
		Bits[11:10] USB State Interpretation		
		00b SE0 Not Low-speed device, perform EHCI reset		
		10b J-state Not Low-speed device, perform EHCI reset		
		01b K-state Low-speed device, release ownership of port		
		11b Undefined Not Low-speed device, perform EHCI reset.		
		This value of this field is undefined if Port Power is zero.		
[8]	PRST	Port Reset (R/W)		
		1=Port is in Reset. 0=Port is not in Reset. Default = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Note: when software writes this bit to a one, it must also write a zero to the Port Enable bit.		
		Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state within 2ms of software writing this bit to a zero.		
		The HCHalted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HCHalted bit is a one.		
		This field is zero if Port Power is zero.		



Bits	Descriptions	
		Suspend (R/W)
		1=Port in suspend state. $0=$ Port not in suspend state. Default = $0$ . Port Enabled Bit and Suspend bit of this register define the port states as follows:
		Bits [Port Enabled, Suspend] Port State
		0X Disable
		10 Enable
		11 Suspend
[7]	Suspend	When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Note that the bit status does not change until the port is suspended and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB.
		A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when:
		Software sets the Force Port Resume bit to a zero (from a one).
		Software sets the Port Reset bit to a one (from a zero).
		If host software sets this bit to a one when the port is not enabled (i.e. Port enabled bit is a zero) the results are undefined.
		This field is zero if Port Power is zero.



Bits	Descriptions	
		Force Port Resume (R/W)
		1= Resume detected/driven on port. 0=No resume (Kstate) detected/driven on port. Default = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspended (Suspend and Enabled bits are a one) and software transitions this bit to a one, then the effects on the bus are undefined.
[6]	FPResum	Software sets this bit to a 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit.
		Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this bit remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return to high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to the high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero.
		This field is zero if Port Power is zero.
[5]	оссн	Over-current Change (R/WC)  Default = 0. 1=This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.
S. Carlo		Over-current Active (RO)
[4]	OCACT	Default = 0. 1=This port currently has an over current condition. 0=This port does not have an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed.
	V X	Port Enable/Disable Change (R/WC)
[3]	PENCHG	1=Port enabled/disabled status has changed. 0=No change. Default = 0. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it.
	200	This field is zero if Port Power is zero.



Bits	Descriptions	VALUE OF THE PARTY
	PEN	Port Enabled/Disabled (R/W)
[2]		1=Enable. 0=Disable. Default = 0. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.
		Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events.
		When the port is disabled (0b) downstream propagation of data is blocked on this port, except for reset.
		This field is zero if Port Power is zero.
		Connect Status Change (R/W)
[1]	сѕснс	1=Change in Current Connect Status. 0=No change. Default = 0. Indicates a change has occurred in the port's Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit (i.e., the bit will remain set). Software sets this bit to 0 by writing a 1 to it.
		This field is zero if Port Power is zero.
110001		Current Connect Status (RO)
[0]	CSTS	1=Device is present on port. 0=No device is present. Default = 0. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change bit (Bit 1) to be set.
	P	This field is zero if Port Power is zero.



# USB PHY 0 Control Register (USBPCR0)

Register	Address	R/W	Description	Reset Value
USBPCR0	0xB000_50C4	R/W	USB PHY 0 Control Register	0x0000_0060

						100		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Rese	erved		000	7	
15	14	13	12	11	10	9	8	
	Rese	rved		ClkValid	Res	erved	Suspend	
7	6	5	4	3	2	1	0	
CLK48	REFCLK	CLK_	_SEL	XO_ON	SIDDQ	Res	erved	

Bits	Descriptions	
		UTMI Clock Valid
[11]	ClkValid	This bit is a flag to indicate if the UTMI clock from USB 2.0 PHY is ready. S/W program must prevent to write other control registers before this UTMI clock valid flag is active.
		1'b0: UTMI clock is not valid
1960		1'b1: UTMI clock is valid
100		Suspend Assertion
2	Suspend	This bit controls the suspend mode of USB PHY 0.
		While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated.
[8]		This bit is 1'b0 in default. This means the USB PHY 0 is suspended in default. It is necessary to set this bit 1'b1 to make USB PHY 0 leave suspend mode before doing configuration of USB host.
	J. (1)	1'b0: USB PHY 0 was suspended.
	400 °C	1'b1: USB PHY 0 was not suspended.

219

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Digital Logic Clock Select
		This bit controls the input signal clk48m_sel of USB PHY 0.
		This signal selects Power-Save mode.
[7]	CLK48	1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation.
		1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.
[6]	REFCLK	Reference Clock Source Select
[6]		This bit has to set to 1.
[5:4]	CKL_SEL	Reference Clock Frequency Select
[5:4]		This field has to set to 2'b10;
	XO_ON	Force XO Block on During a Suspend
		This bit controls the input signal xo_on of USB PHY 0.
[3]		$1^{\prime}b0$ : If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available.
		1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.
de		IDDQ Test Enable
150		This bit controls the input signal siddq of USB PHY 0.
[2]	SIDDQ	This signal powers down all analog blocks.
	P	1'b0: The analog blocks are in normal operation.
	Zii	1'b1: The analog blocks are powered down.



#### USB PHY 1 Control Register (USBPCR1)

Register	Address	R/W	Description	Reset Value
USBPCR1	0xB000_50C8	R/W	USB PHY 1 Control Register	0x0000_0020

				-					
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			Rese	erved		, CO TE	2		
15	14	13	12	11	10	9	8		
Reserved				XO_SEL	Res	erved	Suspend		
7	6	5	4	3	2	1	0		
CLK48	REFCLK	CLK.	_SEL	XO_ON	SIDDQ	erved			

Bits	Descriptions								
		Clock Select for XO Block							
[11]	XO_SEL	nis bit should be set to 0 to define the XO block uses a 48MHz external clock upplied from PHY 0							
		Suspend Assertion							
		This bit controls the suspend mode of USB PHY 1.							
老		While PHY was suspended, all circuits of PHY were powered down and outputs are tri-stated.							
[8]	Suspend  This bit is 1'b0 in default. This means the USB PHY 1 is suspended It is necessary to set this bit 1'b1 to make USB PHY 1 leave subefore doing configuration of USB host.								
W.	733	1'b0: USB PHY 1 was suspended.							
16	J. 36.	1'b1: USB PHY 1 was not suspended.							
		221 Publication Release Date: Jun. 18, 2010 Revision: A4							



Bits	Descriptions							
		Digital Logic Clock Select						
		This bit controls the input signal clk48m_sel of USB PHY 1.						
		This signal selects Power-Save mode.						
[7]	CLK48	1'b0: Non-Power-Save mode. The PLL and the phase interpolator are powered up. The digital logic uses a 480MHz clock. Non-Power-Save mode is valid in all modes and speeds of operation.						
		1'b1: Power-Save mode. The PLL and the phase interpolator are powered down. The digital logic uses a 48MHz clock. Power-Save mode is valid for only FS-Only operation. The CLK_SEL should be set to 2'b10 (48MHz) when this bit is high.						
[6]	DEECLK	Reference Clock Source Select						
[6]	REFCLK	This bit has to set to 0.						
[[.4]	CKI SEI	Reference Clock Frequency Select						
[5:4]	CKL_SEL	This field has to set to 2'b10.						
		Force XO Block on During a Suspend						
		This bit controls the input signal xo_on of USB PHY 1.						
[3]	XO_ON	1'b0: If all ports are suspended, the XO block is powered up, and the test_clk48m signal is available.						
		1'b1: This bit is inactive, and the XO block is powered down when all ports are suspended.						
de		IDDQ Test Enable						
		This bit controls the input signal siddq of USB PHY 1.						
[2]	SIDDQ	This signal powers down all analog blocks.						
	P	1'b0: The analog blocks are in normal operation.						
	756	1'b1: The analog blocks are powered down.						
		222 Publication Release Date: Jun. 18, 201 Revision: A						



# **Host Controller Revision Register (HcRev)**

Register	Address	R/W	Description	Reset Value
HcRev	0xB000_7000	R	Host Controller Revision Register	0x0000_0010

					1701 28				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
			Rese	rved	100	(D) (=	7		
15	14	13	12	11	10	9	8		
			Rese	rved	•	96	1		
7	6	5	4	3	2	1	0		
			Re	ev	•		W.		

Bits	Descriptions	Descriptions				
[7:0]	Rev	Revision  Indicates the Open HCI Specification revision number implemented by the Hardware. Host Controller supports 1.0 specification.  (X.Y = XYh)				

223

Publication Release Date: Jun. 18, 2010



# **Host Controller Control Register (HcControl)**

Register	Address	R/W	Description	Reset Value
HcControl	0xB000_7004	R/W	Host Controller Control Register	0x0000_0000

					12 1 16		
31	30	29	28	27	26	25	24
			Rese	erved	0	, 5)V	
23	22	21	20	19	18	17	16
			Rese	erved	100	(D) (=	
15	14	13	12	11	10	9	8
Reserved					RWakeEn	RWake	IntRoute
7	6	5	4	3	2	1	0
HcFunc BlkEn			CtrlEn	ISOEn	PeriEn	CtrlBl	kRatio

Bits	Descriptions	
		Remote Wakeup Connected Enable
[10]	RWakeEn	If a remote wakeup signal is supported, this bit enables that operation. Since there is no remote wakeup signal supported, this bit is ignored.
		Remote Wakeup Connected
[9]	RWake	This bit indicated whether the HC supports a remote wakeup signal. This implementation does not support any such signal. The bit is hard-coded to '0.'
n a		Interrupt Routing
ro1	IntRoute	This bit is used for interrupt routing:
[8]	IntRoute	0: Interrupts routed to normal interrupt mechanism (INT).
	XX	1: Interrupts routed to SMI.
- 2	150 SE	Host Controller Functional State
		This field sets the Host Controller state. The Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port. States are:
[7:6]	HcFunc	00: USBRESET
	2	01: USBRESUME
		10: USBOPERATIONAL
		11: USBSUSPEND



Bits	Descriptions				
[5]	BlkEn	Bulk List Enable When set this bit enables processing of the Bulk list.			
[4]	CtrlEn  Control List Enable When set this bit enables processing of the Control list.				
[3]	ISOEn	ISOEn  When clear, this bit disables the Isochronous List when the Periodic List is enabled (so Interrupt EDs may be serviced). While processing the Periodic List, the Host Controller will check this bit when it finds an isochronous ED.			
[2]	PeriEn	Periodic List Enable  When set, this bit enables processing of the Periodic (interrupt and isochronous) list. The Host Controller checks this bit prior to attempting any periodic transfers in a frame.			
[1:0]	CtrlBlkRatio	Control Bulk Service Ratio  Specifies the number of Control Endpoints serviced for every Bulk Endpoint. Encoding is N-1 where N is the number of Control Endpoints (i.e. $`00' = 1$ Control Endpoint; $`11' = 3$ Control Endpoints)			



# **Host Controller Command Status Register (HcComSts)**

Register	Address	R/W	Description	Reset Value
HcComSts	0xB000_7008	R/W	Host Controller Command Status Register	0x0000_0000

					12-11-11		
31	30	29	28	27	26	25	24
			Rese	erved	0	, 5) <sup>0</sup>	
23	22	21	20	19	18	17	16
		Rese	rved		100	SchO	verRun
15	14	13	12	11	10	9	8
Reserved						7	
7	6	5	4	3	2	1	0
Reserved				OCReq	BlkFill	CtrlFill	HCReset

Bits	Descriptions						
[17:16]	SchOverRun  SchOverRun  This field is increment every time the SchedulingOverrun bit HcInterruptStatus is set. The count wraps from '11' to '00.'						
[3]	OCReq	Ownership Chang Request  When set by software, this bit sets the OwnershipChange field i   HcInterruptStatus. The bit is cleared by software.					
[2]	BIkFill	Bulk List Filled  Set to indicate there is an active ED on the Bulk List. The bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk List.					
[1]	CtrlFill	Control List Filled  Set to indicate there is an active ED on the Control List. It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.					
[0]	Host Controller Reset  This bit is set to initiate the software reset. This bit is cleared by the Host Controller, upon completed of the reset operation.						

226



# **Host Controller Interrupt Status Register (HcIntSts)**

Register	Address	R/W	Description	Reset Value
HcIntSts	0xB000_700C	R/W	Host Controller Interrupt Status Register	0x0000_0000

				-	17-11-11		
31	30	29	28	27	26	25	24
Reserved	ОС			Rese	rved	, O	
23	22	21	20	19	18	17	16
			Rese	erved	100	(D) (=)	
15	14	13	12	11	10	9	8
			Rese	erved		90	- CA
7	6	5	4	3	2	1	0
Reserved	RHSC	FNOF	UnRecErr	Resume	SOF	WBDnHD	SchOR

Bits	Descriptions						
[30]	ос	Ownership Change This bit is set when the OwnershipChangeRequest bit of  HcCommandStatus is set.					
[6]	RHSC	RHSC Root Hub Status Change  This bit is set when the content of HcRhStatus or the content of any HcRhPortStatus register has changed.					
[5]	FNOF	Frame Number Overflow Set when bit 15 of FrameNumber changes value.					
[4]	UnRecErr	Unrecoverable Error This event is not implemented and is hard-coded to '0.' Writes are ignored.					
[3]	Resume	Resume Detected Set when Host Controller detects resume signaling on a downstream port.					
[2]	SOF	Start Of Frame Set when the Frame Management block signals a 'Start of Frame' event.					
[1]	WBDnHD	Write Back Done Head Set after the Host Controller has written HcDoneHead to HccaDoneHead.					

227

Publication Release Date: Jun. 18, 2010



Bits	Descriptions			
[0]	[0] SchOR	Scheduling Overrun		
[0]	SCHOR	Set when the List Processor determines a Schedule Overrun has occurred.		

228



# **Host Controller Interrupt Enable Register (HcIntEn)**

Register	Address	R/W	Description	Reset Value
HcIntEn	0xB000_7010	R/W	Host Controller Interrupt Enable Register	0x0000_0000

					N. Y. W.		
31	30	29	28	27	26	25	24
IntEn	OCEn			Rese	rved	, 500	
23	22	21	20	19	18	17	16
			Rese	erved	100	(D) (-)	
15	14	13	12	11	10	9	8
	Reserved						
7	6	5	4	3	2	1	0
Reserved	RHSCEn	FNOFEn	URErrEn	ResuEn	SOFEn	WBDHEn	SchOREn

Bits	Description	s
[31]	IntEn	Master Interrupt Enable  This bit is a global interrupt enable. A write of '1' allows interrupts to be enabled via the specific enable bits listed above.
[30]	OCEn	Ownership Change Enable 0: Ignore 1: Enables interrupt generation due to Ownership Change.
[6]	RHSCEn	Root Hub Status Change Enable  0: Ignore  1: Enables interrupt generation due to Root Hub Status Change.
[5]	FNOFEn	Frame Number Overflow Enable  0: Ignore  1: Enables interrupt generation due to Frame Number Overflow.
[4]	URErrEn	Unrecoverable Error Enable This event is not implemented. All writes to this bit are ignored.
[3]	ResuEn	Resume Detected Enable 0: Ignore 1: Enables interrupt generation due to Resume Detected.



Bits	Descriptions	Descriptions				
[2]	SOFEn	Start Of Frame Enable  0: Ignore  1: Enables interrupt generation due to Start of Frame.				
[1]	WBDHEn	Write Back Done Head Enable  0: Ignore  1: Enables interrupt generation due to Write-back Done Head.				
[0]	SchOREn	Scheduling Overrun Enable  0: Ignore  1: Enables interrupt generation due to Scheduling Overrun.				



# **Host Controller Interrupt Disable Register (HcIntDis)**

Register	Address	R/W	Description	Reset Value
HcIntDis	0xB000_7014	R/W	Host Controller Interrupt Disable Register	0x0000_0000

				Val 18		
30	29	28	27	26	25	24
OCDis			Rese	rved	, 5)V	
22	21	20	19	18	17	16
		Rese	erved	100	(D) (=	
14	13	12	11	10	9	8
		Rese	erved		40	1
6	5	4	3	2	1	0
RHSCDis	FNOFDis	URErrDis	ResuDis	SOFDis	WBDHDis	SchORDis
	OCDis 22 14	OCDis  22 21  14 13  6 5	OCDis  22 21 20  Rese  14 13 12  Rese  6 5 4	OCDis         Reserved           22         21         20         19           Reserved           14         13         12         11           Reserved           6         5         4         3	OCDis     Reserved       22     21     20     19     18       Reserved       14     13     12     11     10       Reserved       6     5     4     3     2	OCDis     Reserved       22     21     20     19     18     17       Reserved       14     13     12     11     10     9       Reserved       6     5     4     3     2     1

Bits	Descriptions	
[31]	IntDis	Master Interrupt Disable Global interrupt disable. A write of '1' disables all interrupts.
[30]	OCDis	Ownership Change Disable 0: Ignore 1: Disables interrupt generation due to Ownership Change.
[6]	RHSCDis	Root Hub Status Change Disable  0: Ignore  1: Disables interrupt generation due to Root Hub Status Change.
[5]	FNOFDis	Frame Number Overflow Disable  0: Ignore  1: Disables interrupt generation due to Frame Number Overflow.
[4]	URErrDis	Unrecoverable Error Disable This event is not implemented. All writes to this bit are ignored.
[3]	ResuDis	Resume Detected Disable  0: Ignore  1: Disables interrupt generation due to Resume Detected.



Bits	Descriptions	
[2]	SOFDis	Start Of Frame Disable  0: Ignore  1: Disables interrupt generation due to Start of Frame.
[1]	WBDHDis	Write Back Done Head Disable 0: Ignore 1: Disables interrupt generation due to Write-back Done Head.
[0]	SchORDis	Scheduling Overrun Disable  0: Ignore  1: Disables interrupt generation due to Scheduling Overrun.



#### **Host Controller Communication Area Register (HcHCCA)**

Register	Address	R/W	Description	Reset Value
HcHCCA	0xB000_7018	R/W	Host Controller Communication Area Register	0x0000_0000

					17 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
31	30	29	28	27	26	25	24
			НС	CA	0	, DO	
23	22	21	20	19	18	17	16
			НС	CA		(D) (E)	2
15	14	13	12	11	10	9	8
			НС	CA		96	1
7	6	5	4	3	2	1	0
			Rese	erved			W.

Bits	Descriptions	
[24.7]	11004	Host Controller Communication Area
[31:7]	HCCA	Pointer to HCCA base address.



# **Host Controller Period Current ED Register (HcPerCED)**

Register	Address	R/W	Description	Reset Value
HcPerCED	0xB000_701C	R/W	Host Controller Period Current ED Register	0x0000_0000

					A COLUMN TO THE RESERVE				
31	30	29	28	27	26	25	24		
PeriCED									
23	22	21	20	19	18	17	16		
PeriCED									
15	14	13	12	11	10	9	8		
			Peri	CED		96	100		
7	6	5	4	3	2	1	0		
PeriCED				Rese	erved	100 C			

Bits	Descriptions	
[21.4]	Dawi0ED	Periodic Current ED
[31:4] PeriCED		Pointer to the current Periodic List ED.

234



# **Host Controller Control Head ED Register (HcCtrHED)**

Register	Address	R/W	Description	Reset Value
HcCtrHED	0xB000_7020	R/W	Host Controller Control Head ED Register	0x0000_0000

					VALUE OF THE STATE				
31	30	29	28	27	26	25	24		
CtrlHED									
23	22	21	20	19	18	17	16		
CtrlHED									
15	14	13	12	11	10	9	8		
			Ctrl	HED		96			
7	6	5	4	3	2	1	0		
CtrlHED				Rese	erved	100 V			

Bits	Descriptions	
[21.4]	Ot-II IED	Control Head ED
[31:4]	CtrlHED	Pointer to the Control List Head ED.



# **Host Controller Control Current ED Register (HcCtrCED)**

Register	Address	R/W	Description	Reset Value
HcCtrCED	0xB000_7024	R/W	Host Controller Control Current ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
CtrlCED									
23	22	21	20	19	18	17	16		
			Ctrl	CED	100	(A) (-)	7		
15	14	13	12	11	10	9	8		
			Ctrl	CED	•	400	1		
7	6	5	4	3	2	1	0		
CtrlCED				Rese	rved	W.			

Bits	Descriptions	Descriptions					
[31:4]	CtrlCED	Control Current Head ED					
[31.4]	CHICED	Pointer to the current Control List Head ED.					

Publication Release Date: Jun. 18, 2010 Revision: A4



#### **Host Controller Bulk Head ED Register (HcBlkHED)**

Register	Address	R/W	Description	Reset Value
HcBlkHED	0xB000_7028	R/W	Host Controller Bulk Head ED Register	0x0000_0000

31	30	29	28	27	26	25	24		
BIKHED									
23	22	21	20	19	18	17	16		
BIKHED									
15	14	13	12	11	10	9	8		
			Blk	HED		96	100		
7	6	5	4	3	2	1	0		
BIKHED				Rese	erved	100 C			

Bits	Descriptions	
[31:4] <b>BIKHED</b>	DULLED	Bulk Head ED
	Pointer to the Bulk List Head ED.	

Publication Release Date: Jun. 18, 2010 Revision: A4



# Host Controller Bulk Current Head ED Register (HcBlkCED)

Register	Address	R/W	Description	Reset Value
HcBlkCED	0xB000_702C	R/W	Host Controller Bulk Current ED Register	0x0000_0000

					VAL VIEW				
31	30	29	28	27	26	25	24		
BIKCED									
23	22	21	20	19	18	17	16		
BIKCED									
15	14	13	12	11	10	9	8		
Blk				CED		96	100		
7	6	5	4	3	2	1	0		
BIKCED				Rese	erved	100 V			

Bits	Descriptions	
[31:4] BI	BIKCED	Bulk Current Head ED
		Pointer to the current Bulk List Head ED.



#### Host Controller Done Head Register (HcDoneH)

Register	Address	R/W	Description	Reset Value
HcDoneH	0xB000_7030	R/W	Host Controller Done Head Register	0x0000_0000

					17 75 1 10 10 10				
31	30	29	28	27	26	25	24		
DoneH									
23	22	21	20	19	18	17	16		
DoneH									
15	14	13	12	11	10	9	8		
Do				neH		96	100		
7	6	5	4	3	2	1	0		
DoneH				Rese	erved	100 C			

Bits	Descriptions	
[31:4]	DoneH	Done Head
		Pointer to the current Done List Head ED.

Publication Release Date: Jun. 18, 2010 Revision: A4



#### **Host Controller Frame Interval Register (HcFmIntv)**

Register	Address	R/W	Description	Reset Value
HcFmIntv	0xB000_7034	R/W	Host Controller Frame Interval Register	0x0000_2EDF

					17-11-11-11				
31	30	29	28	27	26	25	24		
FmIntvT			FSDPktCnt						
23	22	21	20	19	18	17	16		
	FSDPktCnt								
15	14	13	12	11	10	9	8		
Reserved FmInterval						1			
7	6	5	4	3	2	1	0		
	FmI nterval						100 Y		

Bits	Descriptions	
[31]	FmIntvT	Frame Interval Toggle  This bit is toggled by HCD when it loads a new value into FrameInterval.
[30: 16]	FSDPktCnt	FS Largest Data Packet This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.
[13:0]	FmInterval	Frame Interval  This field specifies the length of a frame as (bit times - 1). For 12,000 bit times in a frame, a value of 11,999 is stored here.

Publication Release Date: Jun. 18, 2010 Revision: A4



#### Host Controller Frame Remaining Register (HcFmRem)

Register	Address	R/W	Description	Reset Value
HcFmRem	0xB000_7038	R	Host Controller Frame Remaining Register	0x0000_0000

					17-01 7 18			
31	30	29	28	27	26	25	24	
FmRemT								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Rese	rved			FmRe	emain	96	100	
7	6	5	4	3	2	1	0	
FmRemain						W. C		

Bits	Descriptions	
[31]	FmRemT	Frame Remaining Toggle  Loaded with FrameIntervalToggle when FrameRemaining is loaded.
[13:0]	FmRemain	Frame Remaining  When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period. When the count reaches 0, (end of frame) the counter reloads with FrameInterval. In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.



#### **Host Controller Frame Number Register (HcFNum)**

Register	Address	R/W	Description	Reset Value
HcFNum	0xB000_703C	R	Host Controller Frame Number Register	0x0000_0000

					17 0 1 1 1 1 1		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Rese	erved		(A) (-)	2
15	14	13	12	11	10	9	8
FmNum						100	
7	6	5	4	3	2	1	0
			Fml	Num			1677 S

Bits	Descriptions	
[15:0]	FmNum	Frame Number This 16-bit incrementing counter field is incremented coincident with the loading of FrameRemaining. The count rolls over from 'FFFFh' to '0h.'

Publication Release Date: Jun. 18, 2010 Revision: A4



# **Host Controller Periodic Start Register (HcPerSt)**

Register	Address	R/W	Description	Reset Value
HcPerSt	0xB000_7040	R/W	Host Controller Periodic Start Register	0x0000_0000

					17-21 2 583		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Rese	erved		(D) (F)	
15	14	13	12	11	10	9	8
Reserved PeriStart					1		
7	6	5	4	3	2	1	0
			Peri	Start			100 Y

Bits	Descriptions	
[13:0]	PeriStart	Periodic Start  This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.

Publication Release Date: Jun. 18, 2010



# **Host Controller Root Hub Descriptor A Register (HcRhDeA)**

Register	Address	R/W	Description	Reset Value
HcRhDeA	0xB000_7048	R/W	Host Controller Root Hub Descriptor A Register	0x0100_0002

					12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
31	30	29	28	27	26	25	24	
	PwrGDT							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved			NOCP	ОСРМ	DevType	NPS	PSM	
7	6	5	4	3	2	1	0	
			DPor	tNum			100 X	

Bits	Descriptions			
		Power On to Power Good Time		
[31:24]	PwrGDT  This field value is represented as the number of 2 ms intervals, ensuring that the power switching is effective within 2 ms. Only bits [2 are implemented as R/W. The remaining bits are read only as '0'. It expected that these bits be written to anything other than 1h, but li adjustment is provided. This field should be written to support so implementation. This field should always be written to a non-zero value			
100		No Over Current Protection		
[12]	NOCP	This bit should be written to support the external system port over-current implementation.		
	. AK	0 = Over-current status is reported		
* * * * * * * * * * * * * * * * * * * *	X	1 = Over-current status is not reported		
1	10° 00°	Over Current Protection Mode		
r111	ОСРМ	This bit should be written 0 and is only valid when <b>NOCP</b> bit is cleared.		
[11]	OCPIVI	0 = Global Over-Current		
	80	1 = Individual Over-Current		
[10]	DevType	Device Type		
	•			

244



Bits	Descriptions	
		No Power Switching
[9]	NPS	This bit should be written to support the external system port power switching implementation.
		0 = Ports are power switched.
		1 = Ports are always powered on.
		Power Switching Mode
[8]	PSM	This bit is only valid when <b>NoPowerSwitching</b> is cleared. This bit should be written '0'.
		0 = Global Switching
		1 = Individual Switching
[7:0]	DPortNum	Number Downstream Ports

245



# **Host Controller Root Hub Descriptor B Register (HcRhDeB)**

Register	Address	R/W	Description	Reset Value
HcRhDeB	0xB000_704C	R/W	Host Controller Root Hub Descriptor B Register	0x0000_0000

					17-11-11-11			
31	30	29	28	27	26	25	24	
	PPCM							
23	22	21	20	19	18	17	16	
			PP	СМ		(D) (F)	7	
15	14	13	12	11	10	9	8	
	DevRemove							
7	6	5	4	3	2	1	0	
			DevRe	emove			S. C. C.	

Bits	Descriptions	
		Port Power Control Mask
[31:16]	PPCM	Global-power switching. This field is only valid if NoPowerSwitching is cleared and PowerSwitchingMode is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower).  0 = Device not removable 1 = Global-power mask  Port Bit relationship - Unimplemented ports are reserved, read/write '0'.  0 : Reserved 1 : Port 1 2 : Port 2  15 : Port 15
		246 Publication Release Date: Jun. 18, 201 Revision: A



Bits	Descriptions							
		Device Rem	Device Removable					
		table of 0 1 = Device re	none-4 = emovable	ports de Device	efault to not	removable devices. removable		
[15:0]	DevRemove	Port 0		Bit :		relationship Reserved		
		1	:		Port	2		
		2	:		Port	2		
		 15 : Port 15				100		
		Unimplement	ed ports are	reserved, rea	ad/write '0'.	10 N		



# **Host Controller Root Hub Status Register (HcRhSts)**

Register	Address	R/W	Description	Reset Value
HcRhSts	0xB000_7050	R/W	Host Controller Root Hub Status Register	0x0000_0000

				- 11	7 7 100		
31	30	29	28	27	26	25	24
RWECIr				Reserved	0	20	
23	22	21	20	19	18	17	16
	Reserved						LPSC
15	14	13	12	11	10	9	8
DRWEn				Reserved		90	
7	6	5	4	3	2	1	0
Reserved					ОС	LPS	

Bits	Descriptions	
[31]	RWECIr	Clear Remote Wakeup Enable Writing a '1' to this bit clears DeviceRemoteWakeupEnable. Writing a '1' has no effect.
[17]	ocic	Over Current Indicator Change  This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[16]	LPSC	(Read) LocalPowerStatusChange Not supported. Always read '0'.  (Write) SetGlobalPower  Write a '1' issues a SetGlobalPower command to the ports. Writing a '0' has no effect.
[15]	DRWEn	(Read) DeviceRemoteWakeupEnable This bit enables ports' ConnectStatusChange as a remote wakeup event.  0 = disabled 1 = enabled (Write) SetRemoteWakeupEnable Writing a '1' sets DeviceRemoteWakeupEnable. Writing a '0' has no effect.



Bits	Descriptions	
		Over Current Indicator
[1]	ос	This bit reflects the state of the OVRCUR pin. This field is only valid if NoOverCurrentProtection and OverCurrentProtectionMode are cleared.
		0 = No over-current condition
		1 = Over-current condition
		(Read) LocalPowerStatus
	LPS	Not Supported. Always read '0'.
[0]		(Write) ClearGlobalPower
		Writing a '1' issues a <b>ClearGlobalPower</b> command to the ports. Writing a '0' has no effect.



# Host Controller Root Hub Port Status (HcRhPrt [1: 2])

Register	Address	R/W	Description	Reset Value
HcRhPrt1	0xB000_7054	R/W	Host Controller Root Hub Port Status [1]	0x0000_0000
HcRhPrt2	0xB000_7058	R/W	Host Controller Root Hub Port Status [2]	0x0000_0000

					-///		
31	30	29	28	27	26	25	24
			Rese	erved	51/2	000	
23	22	21	20	19	18	17	16
	Reserved		PRSC	POCIC	PSSC	PESC	CSC
15	14	13	12	11	10	9	8
		Rese	rved			LSDev	PPS
7	6	5	4	3	2	1	0
	Reserved		PR	POC	PS	PE	CC

Bits	Descriptions	
[20]	PRSC	Port Reset Status Change  This bit indicates that the port reset signal has completed.  0 = Port reset is not complete.  1 = Port reset is complete.
[19]	POCIC	Port Over Current Indicator Change  This bit is set when OverCurrentIndicator changes. Writing a '1' clears this bit. Writing a '0' has no effect.
[18]	PSSC	Port Suspend Status Change  This bit indicates the completion of the selective resume sequence for the port.  0 = Port is not resumed.  1 = Port resume is complete.
[17]	PESC	Port Enable Status Change This bit indicates that the port has been disabled due to a hardware event (cleared PortEnableStatus).  0 = Port has not been disabled.  1 = PortEnableStatus has been cleared.

250



Bits	Descriptions	
		Connect Status Change
		This bit indicates connect or disconnect event has been detected. Writing a '1' clears this bit. Writing a '0' has no effect.
[16]	CSC	0 = No connect/disconnect event.
		1 = Hardware detection of connect/disconnect event.
		Note: If DeviceRemoveable is set, this bit resets to '1'.
		(Read) LowSpeedDeviceAttached
		This bit defines the speed (and bud idle) of the attached device. It is only valid when <b>CurrentConnectStatus</b> is set.
[9]	LSDev	0 = Full Speed device
		1 = Low Speed device
		(Write) ClearPortPower
		Writing a '1' clears <b>PortPowerStatus</b> . Writing a '0' has no effect
		(Read) PortPowerStatus
		This bit reflects the power state of the port regardless of the power switching mode.
503		0 = Port power is off.
[8]	PPS	1 = Port power is on.
		Note: If <b>NoPowerSwitching</b> is set, this bit is always read as '1'.
11000		(Write) SetPortPower
SK		Writing a '1' sets <b>PortPowerStatus</b> . Writing a '0' has no effect.
2		(Read) PortResetStatus
	P	0 = Port reset signal is not active.
[4]	PR	1 = Port reset signal is active.
188	X	(Write) SetPortReset
1	12 C	Writing a '1' sets <b>PortResetStatus</b> . Writing a '0' has no effect.

251



		W1 / A \ W1000
		(Read) PortOverCurrentIndicator
		table of none-2 supports global over-current reporting. This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only valid if <b>NoOverCurrentProtection</b> is cleared and <b>OverCurrentProtectionMode</b> is set.
[3]	POC	0 = No over-current condition
		1 = Over-current condition
		(Write) ClearPortSuspend
		Writing a '1' initiates the selective resume sequence for the port. Writing a '0' has no effect.
		(Read) PortSuspendStatus
		0 = Port is not suspended
[2]	PS	1 = Port is selectively suspended
		(Write) SetPortSuspend
		Writing a '1' sets <b>PortSuspendStatus</b> . Writing a '0' has no effect.
		(Read) PortEnableStatus
		0 = Port disabled.
[1]	PE	1 = Port enabled.
		(Write) SetPortEnable
		Writing a '1' sets <b>PortEnableStatus</b> . Writing a '0' has no effect.
ASK.		(Read) CurrentConnectStatus
1		0 = No device connected.
[0]	CC	1 = Device connected.
[0]		NOTE: If <b>DeviceRemoveable</b> is set (not removable) this bit is always '1'.
X(2)		(Write) ClearPortEnable
	10 to 10	Writing '1' a clears <b>PortEnableStatus</b> . Writing a '0' has no effect.



## **USB Operational Mode Enable Register (OpModEn)**

Register	Address	R/W	Description	Reset Value
OpModEn	0xB000_7204	R/W	USB Operational Mode Enable Register	0X0000_0000

31	30	29	28	27	26	25	24
			Rese	erved	" (On "	20	
23	22	21	20	19	18	17	16
			Rese	erved		0	/
15	14	13	12	11	10	9	8
			Reserved			60	SIEPDis
7	6	5	4	3	2	1	0
	Rese	erved		OCALow	Reserved	ABORT	DBR16

Bits	Descriptions				
		SIE Pipeline Disable			
[8] SIEPDis When set, waits for all USB bus activity to complete prior to completion status to the List Processor. This is a failsafe mechanis potential problems with the clk_dr transition between 1.5 MHz and					
		Over Current Active Low			
[2]	[3] OCALow	This bit controls the polarity of over current flag from external power IC.			
[3]		0: Over current flag is high active			
2		1: Over current flag is low active			
	P	AHB Bus ERROR Response			
[1]	ABORT	This bit indicates there is an ERROR response received in AHB bus.			
[1]	ABORT	0: No ERROR response received			
	(C) 125	1: ERROR response received			
	90,9	Data Buffer Region 16			
[0] <b>DBR16</b>		When set, the size of the data buffer region is 16 bytes. Otherwise, the size is 32 bytes.			



#### 7.8 USB 2.0 Device Controller

The NUC950ADN USB Device Controller is compliant to the USB Specification version 2.0. It also supports the software control for device remote-wakeup and 6 configurable endpoints in addition to Control Endpoint. Each of these endpoints can be Isochronous, Bulk or Interrupt and they can be either of IN or OUT direction with maximum packet size up to 1024 bytes. Three different modes of operation (Auto validation mode, manual validation mode and Fly mode) are supported for IN-endpoint.

#### 7.8.1 USB Device Register Group Summary

Register Groups	Description
Main Control Registers	These set of registers control the global enable of interrupts and maintain the status of the interrupts
USB Control Registers	These set of registers control the USB related events to/from the USB host and hold the status of the USB events.
Control Endpoint Registers	These set of registers direct the control endpoint in handling the USB requests from the host and hold the status information of the transactions.
Non control Endpoint Registers	These set of registers configure, control and exhibit the status of the non-control endpoints' operation
DMA Registers	These registers are responsible for the DMA related operations

#### 7.8.2 USB Device Control Registers Map

Register	Address	R/W	Description	Reset Value
USBD_BA = 0xB000	_6000			
IRQ_STAT	0xB000_6000	R	Interrupt Register	0x0000_0000
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001
USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status register	0x0000_0000

254

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
USB_I RQ_ENB	0xB000_6014	R/W	USB Interrupt Enable register	0x0000_0040
USB_OPER	0xB000_6018	R/W	USB operational register	0x0000_0002
USB_FRAME_CNT	0xB000_601C	R	USB frame count register	0x0000_0000
USB_ADDR	0xB000_6020	R/W	USB address register	0x0000_0000
CEP_DATA_BUF	0xB000_6028	R/W	Control-ep Data Buffer	0x0000_0000
CEP_CTRL_STAT	0xB000_602C	R/W	Control-ep Control and Status	0x0000_0000
CEP_IRQ_ENB	0xB000_6030	R/W	Control-ep Interrupt Enable	0x0000_0000
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000
IN_TRNSFR_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000
OUT_TRNSFR_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000
CEP_CNT	0xB000_6040	R	Control-ep data count	0x0000_0000
SETUP1_0	0xB000_6044	R	Setupbyte1 & byte0	0x0000_0000
SETUP3_2	0xB000_6048	R	Setupbyte3 & byte2	0x0000_0000
SETUP5_4	0xB000_604C	R	Setupbyte5 & byte4	0x0000_0000
SETUP7_6	0xB000_6050	R	Setupbyte7 & byte6	0x0000_0000
CEP_START_ADDR	0xB000_6054	R/W	Control EP RAM start address	0x0000_0000
CEP_END_ADDR	0xB000_6058	R/W	Control EP RAM end address	0x0000_0000
DMA_CTRL_STS	0xB000_605C	R/W	DMA control and status register	0x0000_0000
DMA_CNT	0xB000_6060	R/W	DMA count register	0x0000_0000
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A data register	0x0000_0000
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt status register	0x0000_0002
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt enable register	0x0000_0000
EPA_DATA_CNT	0xB000_6070	R	Data count available in endpoint A buffer	0x0000_0000
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A response register set/clear	0x0000_0000
EPA_MPS	0xB000_6078	R/W	Endpoint A maximum packet size register	0x0000_0000
EPA_CNT	0xB000_607C	R/W	Endpoint A transfer count register	0x0000_0000
EPA_CFG	0xB000_6080	R/W	Endpoint A configuration register	0x0000_0012
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM start address	0x0000_0000
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM end address	0x0000_0000

255

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B data register	0x0000_0000
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt status register	0x0000_0002
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt enable register	0x0000_0000
EPB_DATA_CNT	0xB000_6098	R	Data count available in endpoint B buffer	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W		0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B maximum packet size register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B transfer count register	0x0000_0000
EPB_CFG	0xB000_60A8	R/W	Endpoint B configuration register	0x0000_0022
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM start address	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM end address	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C data register	0x0000_0000
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt status register	0x0000_0002
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt enable register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Data count available in endpoint C buffer	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C response register set/clear	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C maximum packet size register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C transfer count register	0x0000_0000
EPC_CFG	0xB000_60D0	R/W	Endpoint C configuration register	0x0000_0032
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM start address	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM end address	0x0000_0000
EPD_DATA_BUF	0xB000_60DC	R/W	Endpoint D data register	0x0000_0000
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt status register	0x0000_0002
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt enable register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Data count available in endpoint D buffer	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D response register set/clear	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D maximum packet size register	0x0000_0000

256



Register	Address	R/W	Description	Reset Value
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D transfer count register	0x0000_0000
EPD_CFG	0xB000_60F8	R/W	Endpoint D configuration register	0x0000_0042
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM start address	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM end address	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E data register	0x0000_0000
EPE_IRQ_STAT	0xB000_6108	R/W	Endpoint E Interrupt status register	0x0000_0002
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt enable register	0x0000_0000
EPE_DATA_CNT	0xB000_6110	R	Data count available in endpoint E buffer	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E response register set/clear	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E maximum packet size register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E transfer count register	0x0000_0000
EPE_CFG	0xB000_6120	R/W	Endpoint E configuration register	0x0000_0052
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM start address	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM end address	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F data register	0x0000_0000
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt status register	0x0000_0002
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt enable register	0x0000_0000
EPF_DATA_CNT	0xB000_6138	R	Data count available in endpoint F buffer	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	, ,	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F maximum packet size register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F transfer count register	0x0000_0000
EPF_CFG	0xB000_6148	R/W	Endpoint F configuration register	0x0000_0062
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM start address	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM end address	0x0000_0000
USB_DMA_ADDR	0xB000_6700	R/W	AHB_DMA address register	0x0000_0000
USB_PHY_CTL	0xB000_6704	R/W	USB PHY control register	0x0000_0260

257



### 7.8.3 USB Device Control Registers

## **Interrupt Register (IRQ)**

Register	Address	R/W	Description	Default Value
IRQ	0xB000_6000	R	Interrupt Register	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved			( C. ( C. ( )
15	14	13	12	11	10	9	8
			Rese	rved			
7	6	5	4	3	2	1	0
EPF_INT	EPE_INT	EPD_INT	EPC_INT	EPB_INT	EPA_INT	CEP_INT	USB_INT

Bits	Descriptio	Descriptions						
[7]	EPF_INT	This bit conveys the interrupt for Endpoints F.  When set, the corresponding Endpoint F's interrupt status register should be read to determine the cause of the interrupt.						
[6]	EPE_INT	This bit conveys the interrupt for Endpoints E.  When set, the corresponding Endpoint E's interrupt status register should be read to determine the cause of the interrupt.						
[5]	EPD_INT	This bit conveys the interrupt for Endpoints D.  When set, the corresponding Endpoint D's interrupt status register should be read to determine the cause of the interrupt.						
[4]	EPC_INT	This bit conveys the interrupt for Endpoints C.  When set, the corresponding Endpoint C's interrupt status register should be read to determine the cause of the interrupt.						



Bits	Descriptio	ns
[3]	EPB_INT	This bit conveys the interrupt for Endpoints B.  When set, the corresponding Endpoint B's interrupt status register should be read to determine the cause of the interrupt.
[2]	EPA_INT	This bit conveys the interrupt for Endpoints A.  When set, the corresponding Endpoint A's interrupt status register should be read to determine the cause of the interrupt.
[1]	CEP_INT	Control Endpoint Interrupt.  This bit conveys the interrupt status for control endpoint. When set, Controlep's interrupt status register should be read to determine the cause of the interrupt.
[0]	USB_INT	USB Interrupt.  The interrupt status for USB specific events endpoint. When set, USB interrupt status register should be read to determine the cause of the interrupt.



Publication Release Date: Jun. 18, 2010



## Interrupt Enable Low Register (IRQ\_ENB\_L)

Register	gister Address R/W		Description	Default Value
IRQ_ENB_L	0xB000_6008	R/W	Interrupt Enable Low Register	0x0000_0001

					122/1					
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
EPF_IE	EPE_IE	EPD_IE	EPC_IE	EPB_IE	EPA_IE	CEP_IE	USB_IE			

Bits	Descriptions	5
[7]	EPF_IE	Interrupt Enable for Endpoint F.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint F
[6]	EPE_IE	Interrupt Enable for Endpoint E.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint E
[5]	EPD_IE	Interrupt Enable for Endpoint D.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint D
[4]	EPC_IE	Interrupt Enable for Endpoint C.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint C
[3]	EPB_IE	Interrupt Enable for Endpoint B.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint B

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	Descriptions					
[2]	EPA_IE	Interrupt Enable for Endpoint A. When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint A.					
[1]	CEP_IE	Control Endpoint Interrupt Enable.  When set, this bit enables a local interrupt to be generated when an interrupt is pending for the control endpoint.					
[0]	USB_IE	USB Interrupt Enable. When set, this bit enables a local interrupt to be generated when a USB event occurs on the bus.					



## **USB Interrupt Status Register (USB\_IRQ\_STAT)**

Register Address		R/W	Description	Default Value
USB_IRQ_STAT	0xB000_6010	R/W	USB Interrupt Status Register	0x0000_0000

					4///	(3)				
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
Reserved										
7	6	5	4	3	2	1	0			
Reserved	TCLKOK_IS	DMACOM_IS	HISPD_IS	SUS_IS	RUM_IS	RST_IS	SOF_IS			

Bits	Descriptions	
[6]	TCLKOK_IS	Usable Clock Interrupt.  This bit is set when usable clock is available from the transceiver.  Writing '1" clears this bit.
[5]	DMACOM_IS	DMA Completion Interrupt.  This bit is set when the DMA transfer is over. Writing `1" clears this bit.
[4]	HISPD_IS	High Speed Settle.  This bit is set when the valid high-speed reset protocol is over and the device has settled is high-speed. Writing '1" clears this bit.
[3]	sus_is	Suspend Request.  This bit is set as default and it has to be cleared by writing '1' before the USB reset. This bit is also set when a USB Suspend request is detected from the host. Writing '1' clears this bit.
[2]	RUM_IS	Resume.  When set, this bit indicates that a device resume has occurred.  Writing a '1' clears this bit.

262

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[1]	RST_IS	Reset Status.  When set, this bit indicates that either the USB root port reset is end. Writing a '1' clears this bit.
[0]	SOF_IS	SOF. This bit indicates when a start-of-frame packet has been received. Writing a '1' clears this bit.



## USB Interrupt Enable Register (USB\_IRQ\_ENB)

Register Address		R/W	Description	Default Value
USB_IRQ_ENB	0xB000_6014	R/W	USB Interrupt Enable Register	0x0000_0040

					7////	(-31			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	(0)								
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
Reserved	TCLKOK_IE	DMACOM_IE	HISPD_IE	SUS_IE	RUM_IE	RST_IE	SOF_IE		

Bits	Descriptions	
[6]	TCLKOK_IE	Usable Clock Interrupt. This bit enables the usable clock interrupt.
[5]	DMACOM_IE	DMA Completion Interrupt. This bit enables the DMA completion interrupt
[4]	HISPD_IE	High Speed Settle. This bit enables the high-speed settle interrupt.
[3]	SUS_IE	Suspend Request. This bit enables the Suspend interrupt.
[2]	RUM_IE	Resume. This bit enables the Resume interrupt.
[1]	RST_IE	Reset Status. This bit enables the USB-Reset interrupt.
[0]	SOF_IE	SOF Interrupt. This bit enables the SOF interrupt.

Publication Release Date: Jun. 18, 2010 Revision: A4



## USB Operational Register (USB\_OPER)

Register	Address	R/W	Description	Default Value
USB_OPER	0xB000_6018	R/W	USB Operational Register	0x0000_0002

					4///	N-31			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
15	14	13	12	11	10	9	8		
			Rese	erved		15	12/10		
7	6	5	4	3	2	1	0		
	Reserved					SET_HISPD	GEN_RUM		

Bits	Descriptions	
[2]	CUR_SPD	USB Current Speed.  When set, this bit indicates that the DEVICE CONTROLLER has settled in High Speed and a zero indicates that the device has settled in Full Speed
[1]	SET_HISPD	USB High Speed.  When set to one, this bit indicates the DEVICE CONTROLLER to initiate a chirp-sequence during reset protocol. When set to zero, it indicates the DEVICE CONTROLLER to suppress the chirp-sequence during reset protocol, thereby allowing the DEVICE CONTROLLER to settle in full-speed, even though it is connected to a USB2.0 Host.
[0]	GEN_RUM	Generate Resume.  Writing a 1 to this bit causes a Resume sequence to be initiated to the host if device remote wakeup is enabled. This bit is self-clearing.
		265 Publication Release Date: Jun. 18, 2 Revision

Publication Release Date: Jun. 18, 2010



#### USB Frame Count Register (USB\_FRAME\_CNT)

Register Address		R/W	Description	Default Value
USB_FRAME_CNT	0xB000_601C	R	USB Frame Count Register	0x0000_0000

					4///	(3)			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
Rese	erved			FRAM	E_CNT				
7	6	5	4	3	2	1	0		
FRAME_CNT				MFRAME_CNT					

Bits	Descriptions					
[13:3]	FRAME_CNT	FRAME COUNTER.  This field contains the frame count from the most recent start-of-frame packet.				
[2:0]	MFRAME_CNT	MICRO FRAME COUNTER.  This field contains the micro-frame number for the frame number in the frame counter field.				

Publication Release Date: Jun. 18, 2010



## USB Address Register (USB\_ADDR)

Register	Address	R/W	Description	Default Value
USB_ADDR	0xB000_6020	R/W	USB Address Register	0x0000_0000

					7-277	ATTENDED TO SECURE				
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
Reserved	ADDR									

Bits	Descriptions	Descriptions					
[6:0]	ADDR	This field contains the current USB address of the device. This field is cleared when a root port reset is detected.					

Publication Release Date: Jun. 18, 2010 Revision: A4



#### Control-ep Data Buffer (CEP\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
CEP_DATA_BUF	0xB000_6028	RW	Control-ep Data Buffer	0x0000_0000

					122/1					
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	DATA_BUF									
7	6	5	4	3	2	1	0			
	DATA_BUF									

Bits	Descriptions	Descriptions			
[15:0]	DATA_BUF	Control-ep Data Buffer.  Bits [15:8] of this register provide the high order byte and bits [7:0] of this register provide the lower order byte for the buffer transaction (read or write).			

268

Publication Release Date: Jun. 18, 2010



## Control-ep Control and Status (CEP\_CTRL\_STAT)

Register	Address	R/W	Description	Default Value
CEP_CTRL_STAT	0xB000_602C	RW	Control-ep Control and Status	0x0000_0000

					4////	V 3 V	
31	30	29	28	27	26	25	24
			Res	erved	8	~ /L	C.
23	22	21	20	19	18	17	16
			Res	erved		(0)	
15	14	13	12	11	10	9	8
Reserve						9	32 (5)
7	6	5	4	3	2	1	0
Reserved				FLUSH	ZEROLEN	STLALL	NAK_CLEAR

Bits	Descriptions	
[3]	FLUSH	CEP-FLUSH Bit.  Writing 1 to this bit cause the packet buffer and its corresponding CEP_AVL_CNT register to be cleared. This bit is self-cleaning.
[2]	ZEROLEN	<b>ZEROLEN Bit.</b> This bit is valid for auto validation mode only. When this bit is set, DEVICE CONTROLLER can send a zero length packet to the host during Data stage to an IN token. This bit gets cleared once the zero length data packet is sent. So, the local CPU need not write again to clear this bit.
[1]	STLALL	STALL.  This bit is a read/write bit. When this stall bit is set, the control endpoint sends a stall handshake in response to any in or out token thereafter. This is typically used for response to invalid/unsupported requests. When this bit is being set the NAK clear bit has to be cleared at the same time since the NAK clear bit has highest priority than STALL. It is automatically cleared on receipt of a next setup-token. So, the local CPU need not write again to clear this bit.  NOTE: ONLY when CPU write data [1:0] is 2'b10 or 2'b00, this bit can be updated.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[0]	NAK_CLEAR	NAK_CLEAR. This is a read/write bit. This bit plays a crucial role in any control transfer. It bit is set to one by the DEVICE CONTROLLER, whenever a setup token is received. The local CPU can take its own time to finish off any house-keeping work based on the request and then clear this bit. Unless the bit is being cleared by the local CPU by writing zero, the DEVICE CONTROLLER will be responding with NAKs for the subsequent status phase. This mechanism holds the host from moving to the next request, until the local CPU is also ready to process the next request.  NOTE: ONLY when CPU write data [1:0] is 2'b10 or 2'b00, this bit can be updated.



# Control Endpoint Interrupt Enable (CEP\_IRQ\_ENABLE)

Register	Address	R/W	Description	Default Value
CEP_IRQ_ENABLE	0xB000_6030	R/W	Control Endpoint Interrupt Enable	0x0000_0000

					227 2 4			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved			EMPTY_IE	FULL_IE	STACOM_IE	ERR_IE	STALL_IE	
7	6	5	4	3	2	1	0	
NAK_IE	DATA_RxED_IE	DATA_TxED_IE	PING_IE	IN_TK_IE	OUT_TK_IE	SETUP_PK_IE	SETUP_TK_IE	

Bits	Descriptions	
[12]	EMPTY_IE	Buffer Empty Interrupt. This bit enables the buffer empty interrupt.
[11]	FULL_IE	Buffer Full Interrupt. This bit enables the buffer full interrupt.
[10]	STACOM_IE	Status Completion Interrupt. This bit enables the Status Completion interrupt.
[9]	ERR_IE	USB Error Interrupt. This bit enables the USB Error interrupt.
[8]	STALL_IE	STALL Sent Interrupt. This bit enables the STALL sent interrupt
[7]	NAK_IE	NAK Sent Interrupt. This bit enables the NAK sent interrupt.
[6]	DATA_RxED_IE	Data Packet Received Interrupt. This bit enables the data received interrupt.

271

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	Descriptions					
[5]	DATA_TxED_IE	Data Packet Transmitted Interrupt.  This bit enables the data packet transmitted interrupt.					
[4]	PING_IE	Ping Token Interrupt. This bit enables the ping token interrupt.					
[3]	IN_TK_IE	In Token Interrupt. This bit enables the in token interrupt					
[2]	OUT_TK_IE	Out Token Interrupt. This bit enables the out token interrupt.					
[1]	SETUP_PK_IE	Setup Packet Interrupt. This bit enables the setup packet interrupt.					
[0]	SETUP_TK_IE	Setup Token Interrupt Enable. This bit enables the setup token interrupt.					



## Control-Endpoint Interrupt Status (CEP\_IRQ\_STAT)

Register	Address	R/W	Description	Default Value
CEP_IRQ_STAT	0xB000_6034	R/W	Control-ep Interrupt Status	0x0000_1000

					22/2 2 2				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
			Rese	erved		25 (0)	7		
15	14	13	12	11	10	9	8		
	Reserved		EMPTY_IS	FULL_IS	STACOM_IS	ERR_IS	STALL_IS		
7	6	5	4	3	2	1	0		
NAK_IS	DATA_RxED_IS	DATA_TxED_IS	PING_IS	IN_TK_IS	OUT_TK_IS	SETUP_PK_IS	SETUP_TK_IS		

Bits	Descriptions	
[12]	EMPTY_IS	Buffer Empty Interrupt. (Read Only) This bit is set when the control-ednpt buffer is empty.
[11]	FULL_IS	Buffer Full Interrupt. (Write "1" Clear) This bit is set when the control-endpt buffer is full.
[10]	STACOM_IS	Status Completion Interrupt. (Write "1" Clear) This bit is set when the status stage of a USB transaction has completed successfully.
[9]	ERR_IS	USB Error Interrupt. (Write "1" Clear) This bit is set when an error had occurred during the transaction.
[8]	STALL_IS	STALL Sent Interrupt. (Write "1" Clear) This bit is set when a stall-token is sent in response to an in/out token
[7]	NAK_IS	NAK Sent Interrupt. (Write "1" Clear) This bit is set when a nak-token is sent in response to an in/out token

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
[6]	DATA_RxED_IS	Data Packet Received Interrupt. (Write "1" Clear) This bit is set when a data packet is successfully received from the host for an out-token and an ack is sent to the host.
[5]	DATA_TxED_IS	Data Packet Transmitted Interrupt. (Write "1" Clear) This bit is set when a data packet is successfully transmitted to the host in response to an in-token and an ack-token is received for the same.
[4]	PING_IS	Ping Token Interrupt. (Write "1" Clear) This bit is set when the control-endpt receives a ping token from the host.
[3]	IN_TK_IS	In Token Interrupt. (Write "1" Clear) This bit is set when the control-endpt receives an in token from the host.
[2]	OUT_TK_IS	Out Token Interrupt. (Write "1" Clear) This bit is set when the control-endpoint receives an out token from the host.
[1]	SETUP_PK_IS	Setup Packet Interrupt. (Write "1" Clear) This bit is set when a setup packet has been received from the host. This bit must be cleared (by writing a 1) before the next setup packet can be received. If the bit is not cleared, then the successive setup packets will be overwritten in the setup packet buffer.
[0]	SETUP_TK_IS	Setup Token Interrupt. (Write "1" Clear) This bit indicates when a setup token is received. Writing a 1 clears this status bit



#### In-transfer data count (IN\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
IN_TRF_CNT	0xB000_6038	R/W	In-transfer data count	0x0000_0000

					1227 1	A		
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	IN_TRF_CNT							

Bits	Descriptions	
[7:0]	IN_TRF_CNT	In-transfer data count.  There is no mode selection for the control endpoint (but it operates like manual mode). The local-CPU has to fill the control-endpoint buffer with the data to be sent for an in-token and to write the count of bytes in this register. When zero is written into this field, a zero length packet is sent to the host. When the count written in the register is more than the MPS, the data sent will be of only MPS.



### Out-transfer data count (OUT\_TRF\_CNT)

Register	Address	R/W	Description	Default Value
OUT_TRF_CNT	0xB000_603C	R	Out-transfer data count	0x0000_0000

					221			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
OUT_TRF_CNT							W 60	
7	6	5	4	3	2	1	0	
OUT_TRF_CNT								

Bits	Descriptions	
[15:0]	OUT_TRF_CNT	Out-Transfer Data Count.  The DEVICE CONTROLLER maintains the count of the data received in case of an out transfer, during the control transfer.

276

Publication Release Date: Jun. 18, 2010



### Control- Endpoint data count (CEP\_CNT)

Register	Address	R/W	Description	Default Value
CEP_CNT	0xB000_6040	R	Control-ep data count	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
CEP_CNT							M (1)	
7	6	5	4	3	2	1	0	
CEP_CNT						9		

Bits	Descriptions	
[15:0]	CEP_CNT	Control-ep Data Count.  The DEVICE CONTROLLER maintains the count of the data of control-ep.

Publication Release Date: Jun. 18, 2010 Revision: A4



## Setup1 & Setup0 bytes (SETUP1\_0)

Register	Address	R/W	Description	Default Value
SETUP1_0	0xB000_6044	R	Setup1 & Setup0 bytes	0x0000_0000

					~ / / ~ ~ ~			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
	SETUP1							
7	6	5	4	3	2	1	0	
SETUPO CONTRACTOR OF THE SETUPO						9		

s Descriptions
----------------

278



			32-BIT ARIVI926EJ-3 BASED IVI
			rovides byte 1 of the last setup packet received. For Device Request, the following bRequest Code
		Code	Descriptions
		0x00	Get Status
		0x01	Clear Feature
		0x02	Reserved
		0x03	Set Feature
[15:8]	SETUP1	0x04	Reserved
[13.0]	321011	0x05	Set Address
		0x06	Get Descriptor
		0x07	Set Descriptor
		0x08	Get Configuration
		0x09	Set Configuration
		0x0A	Get Interface
		0x0B	Set Interface
		0x0C	Synch Frame

Publication Release Date: Jun. 18, 2010



		Setup Byte O[7:0].  This register provides byte 0 of the last setup packet received. For a Standard Device Request, the following bmRequestType information is returned.					
		Bits	Descriptions				
		[7]	Direction	0 = host to device;			
				1 = device to host			
		[6:5]	Type 0 = Standard,				
[7:0]	SETUP0			1 = Class,			
				2 = Vendor,			
				3 = Reserved			
		[4:0]	Recipient	0 = Device,			
				1 = Interface,			
				2 = Endpoint,			
				3 = Other,			
		<u></u>		4-31 Reserved			



### Setup3 & Setup2 bytes (SETUP3\_2)

Register	Register Address R/W		Description	Default Value
SETUP3_2	0xB000_6048	R	Setup3 & Setup2 bytes	0x0000_0000

	527.1.4									
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			SET	UP3		7	W 60			
7	6	5	4	3	2	1	0			
SETUP2							9			

Bits	Descriptions	
[15:8]	SETUP3	Setup Byte 3 [15:8]. This register provides byte 3 of the last setup packet received. For a Standard Device Request, the most significant byte of the wValue field is returned.
[7:0]	SETUP2	Setup Byte 2 [7:0]. This register provides byte 2 of the last setup packet received. For a Standard Device Request, the least significant byte of the wValue field is returned.



## Setup5 & Setup4 bytes (SETUP5\_4)

Register	Register Address R/W		Description	Default Value	
SETUP5_4	0xB000_604C	R	Setup5 & Setup4 bytes	0x0000_0000	

	5311									
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			SET	UP5		7	W 60/			
7	6	5	4	3	2	1	0			
SETUP4							9			

Bits	Descriptions	
[15:8]	SETUP5	Setup Byte 5[15:8]. This register provides byte 5 of the last setup packet received. For a Standard Device Request, the most significant byte of the wIndex field is returned.
[7:0]	SETUP4	Setup Byte 4[7:0]. This register provides byte 4 of the last setup packet received. For a Standard Device Request, the least significant byte of the wIndex is returned.



### Setup7 & Setup6 bytes (SETUP7\_6)

Register	Address	R/W	Description	Default Value
SETUP7_6	0xB000_6050	R	Setup7 & Setup6 bytes	0x0000_0000

	53/1									
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
Reserved										
15	14	13	12	11	10	9	8			
			SET	UP7		7	W 60/			
7	6	5	4	3	2	1	0			
SETUP6							9			

Bits	Descriptions	
[15:8]	SETUP7	Setup Byte 7[15:8]. This register provides byte 7 of the last setup packet received. For a Standard Device Request, the most significant byte of the wLength field is returned.
[7:0]	SETUP6	Setup Byte 6[7:0]. This register provides byte 6 of the last setup packet received. For a Standard Device Request, the least significant byte of the wLength field is returned.



## Control Endpoint RAM Start Address Register (CEP\_START\_ADDR)

Register	Register Address R/W		Description	Default Value	
CEP_START_ADDR	0xB000_6054	R/W	Control EP RAM Start Address Register	0x0000_0000	

	Y//A Y 3)									
31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
				(0)						
15	14	13	12	11	10	9	8			
		Reserved			CEP_START_ADDR					
7	6	5	4	3	2	1	0			
	CEP_START_ADDR									

Bits	Descriptions	
[10:0]	CEP_START_ADDR	This is the start-address of the RAM space allocated for the control-endpoint

284

Publication Release Date: Jun. 18, 2010



### **Control Endpoint RAM End Address Register (CEP\_END\_ADDR)**

Register	Address	R/W	Description	Default Value
CEP_END_ADDR	0xB000_6058	R/W	Control EP RAM End Address Register	0x0000_0000

					22/ 1 /			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
		Reserved	CE	P_END_AD	DR			
7	6	5	4	3	2	1	0	
CEP_END_ADDR								

Bits	Descriptions	
[10:0]	CEP_END_ADDR	This is the end-address of the RAM space allocated for the control-endpoint



#### DMA Control Status Register (DMA\_CTRL\_STS)

Register	Address	R/W	Description	Default Value
DMA_CTRL_STS	0xB000_605C	R/W	DMA Control Status Register	0x0000_0000

					133/1				
31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
Reserved							3)//		
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
RST_DMA	SCAT_GA_EN	DMA_EN	DMA_RD		DMA_	_ADDR	9		

Bits	Descriptions	
[7]	RST_DMA	Reset DMA state machine.
[6]	SCAT_GA_EN	Scatter gather function enable
[5]	DMA_EN	DMA Enable Bit
[4]	DMA_RD	DMA Operation Bit.  If '1', the operation is a DMA read and if '0' the operation is a DMA write.
[3:0]	DMA_ADDR	DMA ep_addr Bits

When enable scatter gather DMA function, SCAT\_GA\_EN needs to be set high and DMA\_CNT set to 8 bytes. Then DMA will enable to fetch the descriptor which describes the real memory address and length. The descriptor will be a

8-byte format, like the following:

[31]	[31] [30] [29:0]					
	MEM_ADDR[31:0]					
EOT RD reserved count[19:0]						

286



MEM\_ADDR: It specifies the memory address (AHB address).

**EOT**: end of transfer. When this bit sets to high, it means this is the last descriptor.

RD: "1" means read from memory into buffer. "0" means read from buffer into memory.

287

Publication Release Date: Jun. 18, 2010



### **DMA Count Register (DMA\_CNT)**

Register	Address	R/W	Description	Default Value
DMA_CNT	0xB000_6060	R/W	DMA Count Register	0x0000_0000

				200			
31	30	29	28	27	26	25	24
			Reserv	red	5%	12h	
23	22	21	20	19	18	17	16
	Re	eserved		DMA_CNT			
15	14	13	12	11	10	9	8
			DMA_C	NT		105	9
7	6	5	4	3	2	1	0
			DMA_C	CNT		-	15

Bits	Descriptions	
[19:0]	DMA_CNT	The transfer count of the DMA operation to be performed is written to this register.



Publication Release Date: Jun. 18, 2010



#### Endpoint A~F Data Register (EPA\_DATA\_BUF~ EPF\_DATA\_BUF)

Register	Address	R/W	Description	Default Value
EPA_DATA_BUF	0xB000_6064	R/W	Endpoint A Data Register	0x0000_0000
EPB_DATA_BUF	0xB000_608C	R/W	Endpoint B Data Register	0x0000_0000
EPC_DATA_BUF	0xB000_60B4	R/W	Endpoint C Data Register	0x0000_0000
EPD_DATA_BUF	0xB000_60DC	R/W	Endpoint D Data Register	0x0000_0000
EPE_DATA_BUF	0xB000_6104	R/W	Endpoint E Data Register	0x0000_0000
EPF_DATA_BUF	0xB000_612C	R/W	Endpoint F Data Register	0x0000_0000

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
			Rese	erved				
15	14	13	12	11	10	9	8	
			EP_DA	TA_BUF				
7	6	5	4	3	2	1	0	
S.,			EP_DA	TA_BUF				

Bits	Descriptions			
37, 7	y.	Endpoint A-	-F Data	Register.
[15:0]	EP_DATA_BUF		er provid	ister provide the high order byte and bits [7:0] e the lower order byte for the buffer transaction
	A CL			
			289	Publication Release Date: Jun. 18, 2010 Revision: A4



## Endpoint A~F Interrupt Status Register (EPA\_IRQ\_STAT~ EPF\_IRQ\_STAT)

			W1/201 # WILLIAM	
Register	Address	R/W	Description	Default Value
EPA_IRQ_STAT	0xB000_6068	R/W	Endpoint A Interrupt Status Register	0x0000_0002
EPB_IRQ_STAT	0xB000_6090	R/W	Endpoint B Interrupt Status Register	0x0000_0002
EPC_IRQ_STAT	0xB000_60B8	R/W	Endpoint C Interrupt Status Register	0x0000_0002
EPD_IRQ_STAT	0xB000_60E0	R/W	Endpoint D Interrupt Status Register	0x0000_0002
EPE_IRQ_STAT	0xB000_6104	R/W	Endpoint E Interrupt Status Register	0x0000_0002
EPF_IRQ_STAT	0xB000_6130	R/W	Endpoint F Interrupt Status Register	0x0000_0002

30	29	28	27	26	25	24
Reserved						
22	21	20	19	18	17	16
Reserved						
14	13	12	11	10	9	8
Reserve	d	O_SHORT_PKT_IS	ERR_IS	NYET_IS	STALL_IS	NAK_IS
6	5	4	3	2	1	0
IN_TK_IS	OUT_TK_IS	DATA_RxED_IS	DATA_TxED_IS	SHORT_PKT_IS	EMPTY_IS	FULL_IS
	22 14 Reserved	22 21  14 13  Reserved  6 5	Reserved Reserved 0_SHORT_PKT_IS  Reserved 5 4	Reserved           22         21         20         19           Reserved           14         13         12         11           Reserved         O_SHORT_PKT_IS         ERR_IS           6         5         4         3	Reserved         22       21       20       19       18         Reserved         14       13       12       11       10         Reserved       0_SHORT_PKT_IS       ERR_IS       NYET_IS         6       5       4       3       2	Reserved         22       21       20       19       18       17         Reserved         14       13       12       11       10       9         Reserved       0_SHORT_PKT_IS       ERR_IS       NYET_IS       STALL_IS         6       5       4       3       2       1

Bits	Descriptions	
[12]	O_SHORT_PKT_IS	Bulk Out Short Packet Received (Writing a '1' clears this bit.) Received bulk out short packet (including zero length packet )
[11]	ERR_IS	ERR Sent. (Writing a '1' clears this bit.) This bit is set when there occurs any error in the transaction.
[10]	NYET_IS	NYET Sent. (Writing a '1' clears this bit.)  This bit is set when the space available in the RAM is not sufficient to accommodate the next on coming data packet.

290



Bits	Descriptions					
[9]	STALL_IS	USB STALL Sent. (Writing a `1' clears this bit.) The last USB packet could not be accepted or provided because the endpoint was stalled, and was acknowledged with a STALL.				
[8]	NAK_IS	USB NAK Sent. (Writing a '1' clears this bit.) The last USB IN packet could not be provided, and was acknowledged with a NAK.				
[7]	PING_IS	<b>PING Token Interrupt</b> . (Writing a '1' clears this bit.) This bit is set when a Data IN token has been received from the host.				
[6]	IN_TK_IS	Data IN Token Interrupt. (Writing a '1' clears this bit.) This bit is set when a Data IN token has been received from the host.				
[5]	OUT_TK_IS	Data OUT Token Interrupt. (Writing a '1' clears this bit.)  This bit is set when a Data OUT token has been received from the host. This bit also set by PING tokens (in high-speed only).				
[4]	DATA_RxED_IS	Data Packet Received Interrupt. (Writing a '1' clears this bit.) This bit is set when a data packet is received from the host by the endpoint.				
[3]	DATA_TxED_IS	Data Packet Transmitted Interrupt. (Writing a '1' clears this bit.) This bit is set when a data packet is transmitted from the endpoint to the host.				
[2]	SHORT_PKT_IS	Short Packet Transferred Interrupt. (Writing a `1' clears this bit.) This bit is set when the length of the last packet was less than the Maximum Packet Size (EP_MPS).				
[1]	EMPTY_IS	Buffer Empty. (READ ONLY)  For an IN endpoint, a buffer is available to the local side for writing up to FIFO full of bytes. This bit is set when the endpoint buffer is empty For an OUT endpoint, the currently selected buffer has a count of 0, or no buffer is available on the local side (nothing to read).				



Bits	Descriptions	
[0]	FULL_IS	Buffer Full. (READ ONLY)  This bit is set when the endpoint packet buffer is full. For an IN endpoint, the currently selected buffer is full, or no buffer is available to the local side for writing (no space to write). For an OUT endpoint, there is a buffer available on the local side, and there are FIFO full of bytes available to be read (entire packet is available for reading).

#### Endpoint A~F Interrupt Enable Register (EPA\_IRQ\_ENB~ EPF\_IRQ\_ENB)

Register	Address	R/W	Description	Default Value
EPA_IRQ_ENB	0xB000_606C	R/W	Endpoint A Interrupt Enable Register	0x0000_0000
EPB_IRQ_ENB	0xB000_6094	R/W	Endpoint B Interrupt Enable Register	0x0000_0000
EPC_IRQ_ENB	0xB000_60BC	R/W	Endpoint C Interrupt Enable Register	0x0000_0000
EPD_IRQ_ENB	0xB000_60E4	R/W	Endpoint D Interrupt Enable Register	0x0000_0000
EPE_IRQ_ENB	0xB000_610C	R/W	Endpoint E Interrupt Enable Register	0x0000_0000
EPF_IRQ_ENB	0xB000_6134	R/W	Endpoint F Interrupt Enable Register	0x0000_0000

31	30	29	28	27	26	25	24	
200	Reserved							
23	22	21	20	19	18	17	16	
	500		R	eserved				
15	14	13	12	11	10	9	8	
15/	Reserve	d	O_SHORT_PKT_IE	ERR_IE	NYET_IE	STALL_IE	NAK_IE	
7	6	5	4	3	2	1	0	
PING_IE	IN_TK_IE	OUT_TK_IE	DATA_RxED_IE	DATA_TxED_IE	SHORT_PKT_IE	EMPTY_IE	FULL_IE	

Bits	Descriptions			
[12]	O_SHORT_PKT_IE	Bulk Out Short Packet Interrupt Enable  When set, this bit enables a local interrupt to be set whenever bulk out short packet occurs on the bus for this endpoint.		

292

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[11]	ERR_IE	ERR interrupt Enable.  When set, this bit enables a local interrupt to be set whenever ERR condition occurs on the bus for this endpoint.
[10]	NYET_IE	NYET Interrupt Enable.  When set, this bit enables a local interrupt to be set whenever NYET condition occurs on the bus for this endpoint.
[9]	STALL_IE	USB STALL Sent Interrupt Enable.  When set, this bit enables a local interrupt to be set when a stall token is sent to the host.
[8]	NAK_IE	USB NAK Sent Interrupt Enable.  When set, this bit enables a local interrupt to be set when a nak token is sent to the host.
[7]	PING_IE	PING Token Interrupt Enable.  When set, this bit enables a local interrupt to be set when a ping token has been received from the host.
[6]	IN_TK_IE	Data IN Token Interrupt Enable.  When set, this bit enables a local interrupt to be set when a Data IN token has been received from the host.
[5]	OUT_TK_IE	Data OUT Token Interrupt Enable.  When set, this bit enables a local interrupt to be set when a Data OUT token has been received from the host.
[4]	DATA_RxED_IE	Data Packet Received Interrupt Enable.  When set, this bit enables a local interrupt to be set when a data packet has been transmitted to the host.
[3]	DATA_TxED_IE	Data Packet Transmitted Interrupt Enable.  When set, this bit enables a local interrupt to be set when a data packet has been received from the host.
[2]	SHORT_PKT_IE	Short Packet Transferred Interrupt Enable.  When set, this bit enables a local interrupt to be set when a short data packet has been transferred to/from the host.

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions				
[1]	EMPTY_IE	Buffer Empty Interrupt.  When set, this bit enables a local interrupt to be set when a buffer empty condition is detected on the bus.			
[0]	FULL_IE	Buffer Full Interrupt.  When set, this bit enables a local interrupt to be set when a buffer full condition is detected on the bus.			



## Endpoint A~F Data Available count register (EPA\_DATA\_CNT~ EPF\_DATA\_CNT)

Register	Address	R/W	Description	Default Value
EPA_DATA_CNT	0xB000_6070	R	Endpoint A Data Available count register	0x0000_0000
EPB_DATA_CNT	0xB000_6098	R	Endpoint B Data Available count register	0x0000_0000
EPC_DATA_CNT	0xB000_60C0	R	Endpoint C Data Available count register	0x0000_0000
EPD_DATA_CNT	0xB000_60E8	R	Endpoint D Data Available count register	0x0000_0000
EPE_DATA_CNT	0xB000_6110	R	Endpoint E Data Available count register	0x0000_0000
EPF_DATA_CNT	0xB000_6133	R	Endpoint F Data Available count register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved		DMA_LOOP							
23	22	21	20	19	18	17	16		
			DMA_	LOOP					
15	14	13	12	11	10	9	8		
	DATA_CNT								
7	6	5	4	3	2	1	0		
N			DATA	_CNT					

Bits	Descriptions	
[30:16]	DMA_LOOP	This register is the remaining DMA loop to complete. Each loop means 32-byte transfer.
[15:0]	DATA_CNT	For an OUT / IN endpoint, this register returns the number of valid bytes in the endpoint packet buffer.



## Endpoint A~F Response Set/Clear Register (EPA\_RSP\_SC~ EPF\_RSP\_SC)

-			The second second	
Register	Address	R/W	Description	Default Value
EPA_RSP_SC	0xB000_6074	R/W	Endpoint A Response Set/Clear Register	0x0000_0000
EPB_RSP_SC	0xB000_609C	R/W	Endpoint B Response Set/Clear Register	0x0000_0000
EPC_RSP_SC	0xB000_60C4	R/W	Endpoint C Response Set/Clear Register	0x0000_0000
EPD_RSP_SC	0xB000_60EC	R/W	Endpoint D Response Set/Clear Register	0x0000_0000
EPE_RSP_SC	0xB000_6114	R/W	Endpoint E Response Set/Clear Register	0x0000_0000
EPF_RSP_SC	0xB000_613C	R/W	Endpoint F Response Set/Clear Register	0x0000_0000

31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
	Reserved									
15	14	13	12	11	10	9	8			
	Reserved									
7	6	5	4	3	2	1	0			
DIS_BUF	PK_END	ZEROLEN	HALT	TOGGLE	MODE		BUF_FLUSH			

Bits	Descriptions					
[7]	DIS_BUF	Disable Buffer  This bit is used to disable buffer (set buffer size to 1) when received a bulk out short packet.				
[6]	PK_END	Packet End.  This bit is applicable only in case of Auto-Validate Method. This bit is set to validate any remaining data in the buffer which is not equal to the MPS of the endpoint, and happens to be the last transfer.				

296



Bits	Descriptions					
[5]	ZEROLEN	Zerolen In.  This bit is used to send a zero-length packet n response to an intoken. When this bit is set, a zero packet is sent to the host on reception of an in-token.				
[4]	HALT	Endpoint Halt.  This bit is used to send a stall handshake as response to the token from the host. When an Endpoint Set Feature (ep_halt) is detected by the local CPU, it must write a '1' to this bit.				
[3]	TOGGLE	Endpoint Toggle.  This bit is used to clear the endpoint data toggle bit. Reading this bit returns the current state of the endpoint data toggle bit.  The local CPU may use this bit, to initialize the end-point's toggle incase of reception of a Set Interface request or a Clear Feature (ep_halt) request from the host. Only when toggle bit is "1", this bit can be written into the inversed write data bit [3].				
[2:1]	MODE	Mode.  These two bits decide the mode of operation of the in-endpoint.  MODE[2:1] Mode Description  2'b00 Auto-Validate Mode  2'b01 Manual-Validate Mode  2'b10 Fly Mode  2'b11 Reserved.  These bits are not valid for an out-endpoint. The auto validate mode will be activated when the reserved mode is selected.  (These modes are explained detailed in later sections)				
[0]	BUF_FLUSH	Buffer Flush.  Writing a 1 to this bit causes the packet buffer to be flushed and the corresponding EP_AVAIL register to be cleared. This bit is self-clearing. This bit should always be written after a configuration event.				



## Endpoint A~F Maximum Packet Size Register (EPA\_MPS~ EPF\_MPS)

Register	Address	R/W	Description	Default Value
EPA_MPS	0xB000_6078	R/W	Endpoint A Maximum Packet Size Register	0x0000_0000
EPB_MPS	0xB000_60A0	R/W	Endpoint B Maximum Packet Size Register	0x0000_0000
EPC_MPS	0xB000_60C8	R/W	Endpoint C Maximum Packet Size Register	0x0000_0000
EPD_MPS	0xB000_60F0	R/W	Endpoint D Maximum Packet Size Register	0x0000_0000
EPE_MPS	0xB000_6118	R/W	Endpoint E Maximum Packet Size Register	0x0000_0000
EPF_MPS	0xB000_6140	R/W	Endpoint F Maximum Packet Size Register	0x0000_0000

3	31	30	29	28	27	26	25	24		
	Reserved									
2	23	22	21	20	19	18	17	16		
	Reserved									
•	15	14	13	12	11	10	9	8		
			Reserved				EP_MPS			
	7	6	5	4	3	2	1	0		
× .	EP_MPS									
/										

Bits	Description	าร					
[10:0]	EP_MPS	Endpoint Maximum Packet Size.  This field determines the Endpoint Maximum Packet Size.					
~(0	1000	This field determine	Tes the End	Joint Haximain Facice Size.			
			298	Publication Release Date: Jun. 18, 2010 Revision: A			



## **Endpoint A~F Transfer Count Register (EPA\_TRF\_CNT~ EPF\_TRF\_CNT)**

Register	Address	R/W	Description	Default Value
EPA_TRF_CNT	0xB000_607C	R/W	Endpoint A Transfer Count Register	0x0000_0000
EPB_TRF_CNT	0xB000_60A4	R/W	Endpoint B Transfer Count Register	0x0000_0000
EPC_TRF_CNT	0xB000_60CC	R/W	Endpoint C Transfer Count Register	0x0000_0000
EPD_TRF_CNT	0xB000_60F4	R/W	Endpoint D Transfer Count Register	0x0000_0000
EPE_TRF_CNT	0xB000_611C	R/W	Endpoint E Transfer Count Register	0x0000_0000
EPF_TRF_CNT	0xB000_6144	R/W	Endpoint F Transfer Count Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
					E	P_TRF_CN	Т		
7	6	5	4	3	2	1	0		
3	EP_TRF_CNT								

Bits	Descriptions	
[10:0]	EP_TRF_CNT	For IN endpoints, this field determines the total number of bytes to be sent to the host in case of manual validation method.  For OUT endpoints, this field has no effect



## **Endpoint A~F Configuration Register (EPA\_CFG~ EPF\_CFG)**

		-	V1/2/3 E3333	
Register	Address	R/W	Description	Default Value
EPA_CFG	0xB000_6080	R/W	Endpoint A Configuration Register	0x0000_0012
EPB_CFG	0xB000_60A8	R/W	Endpoint B Configuration Register	0x0000_0022
EPC_CFG	0xB000_60D0	R/W	Endpoint C Configuration Register	0x0000_0032
EPD_CFG	0xB000_60F8	R/W	Endpoint D Configuration Register	0x0000_0042
EPE_CFG	0xB000_6120	R/W	Endpoint E Configuration Register	0x0000_0052
EPF_CFG	0xB000_6148	R/W	Endpoint F Configuration Register	0x0000_0062

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
		Rese			EP_N	MULT			
7	6	5	4	3	2	1	0		
S.,	EP_	NUM		EP_DIR	EP_	TYPE	EP_VALID		

Bits	Descriptions	escriptions					
	17.00	MULT Field.  This field indicates number of transactions to be carried single micro frame.					
		[9:8]	Description				
[9:8]	EP_MULT	0x00	One transaction				
		0x01	Reserved				
	(6)	0x10	Reserved				
	76	0×11	Invalid				

300

Publication Release Date: Jun. 18, 2010



	Description	5				
[7:4]	EP_NUM	<b>Endpoint Number</b> . This field selects the number of the endpoint. Valid numbers 1 to 15.				
[3]	EP_DIR	Endpoint Direction.  EP_DIR = 0 - OUT EP (Host OUT to Device) EP_DIR = 1- IN EP (Host IN to Device) Note that a maximum of one OUT and IN endpoint allowed for each endpoint number.				
		Endpoint Type.  This field selects the type of this endpoint. Endpoint 0 is force Control type.	ed to a			
		[2:1] Description				
[2:1]	EP_TYPE	0x00 Reserved				
		0x01 Bulk				
		0x10 Interrupt				
		0x11 Isochronous				
		Endpoint 0, which is always enabled.				

Publication Release Date: Jun. 18, 2010



## Endpoint A~F RAM Start Address Register (EPA\_START\_ADDR~ EPF\_START\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_START_ADDR	0xB000_6084	R/W	Endpoint A RAM Start Address Register	0x0000_0000
EPB_START_ADDR	0xB000_60AC	R/W	Endpoint B RAM Start Address Register	0x0000_0000
EPC_START_ADDR	0xB000_60D4	R/W	Endpoint C RAM Start Address Register	0x0000_0000
EPD_START_ADDR	0xB000_60FC	R/W	Endpoint D RAM Start Address Register	0x0000_0000
EPE_START_ADDR	0xB000_6124	R/W	Endpoint E RAM Start Address Register	0x0000_0000
EPF_START_ADDR	0xB000_614C	R/W	Endpoint F RAM Start Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
					EP.	_START_AD	DR		
7	6	5	4	3	2	1	0		
1	EP_START_ADDR								

Bits	Descriptions	
[10:0]	EP_START_ADDR	This is the start-address of the RAM space allocated for the endpoint A~F.

302

Publication Release Date: Jun. 18, 2010



## Endpoint A~F RAM End Address Register (EPA\_END\_ADDR~ EPF\_END\_ADDR)

Register	Address	R/W	Description	Default Value
EPA_END_ADDR	0xB000_6088	R/W	Endpoint A RAM End Address Register	0x0000_0000
EPB_END_ADDR	0xB000_60B0	R/W	Endpoint B RAM End Address Register	0x0000_0000
EPC_END_ADDR	0xB000_60D8	R/W	Endpoint C RAM End Address Register	0x0000_0000
EPD_END_ADDR	0xB000_6100	R/W	Endpoint D RAM End Address Register	0x0000_0000
EPE_END_ADDR	0xB000_6128	R/W	Endpoint E RAM End Address Register	0x0000_0000
EPF_END_ADDR	0xB000_6150	R/W	Endpoint F RAM End Address Register	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
				EF	P_END_ADE	)R			
7	6	5	4	3	2	1	0		
h.,	EP_END_ADDR								

Bits	Descriptions							
[10:0]	<b>EP_END_ADDR</b> This is the end-address of the RAM space allocated for the							
		303	3 Publication Release Date: Jun. 18, 20 Revision: A					



## USB Address Register (USB\_DMA\_ADDR)

Register	Address	R/W	Description	Default Value
USB_DMA_ADDR	0xB000_6700	R/W	USB DMA address register	0x0000_0000

31	30	29	28	27	26	25	24	
USB_DMA_ADDR								
23	22	21	20	19	18	17	16	
USB_DMA_ADDR								
15	14	13	12	11	10	9	8	
			USB_DMA_	_ADDR		1	0)	
7	6	5	4	3	2	1	0	
	USB_DMA_ADDR						15	

Bits	Descriptions	
[31:0]	USB_DMA_ADDR	It specifies the address from which the DMA has to read / write. The address must WORD (32-bit) aligned.

304

Publication Release Date: Jun. 18, 2010



#### **USB PHY Control (USB\_PHY\_CTL)**

Register	Address	R/W	Description	Default Value
USB_PHY_CTL	0xB000_6704	R/W	USB PHY control register	0x0000_0260

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
		Rese	erved			Phy_suspend	Reserved
7	6	5	4	3	2	1	0
Reserved						13	

Bits	Descriptions	
[9]	Phy_suspend	Set this bit low will cause USB PHY suspended.



Publication Release Date: Jun. 18, 2010



#### 7.8.4 DMA Controller (DMAC)

The DMA Controller provides a DMA (Direct Memory Access) function for FMI to exchange data between system memory (ex. SDRAM) and shared buffer (one 2048 bytes). Software just simply fills in the starting address and enables DMAC, and then you can let DMAC to handle the data transfer automatically.

There is one 2048 bytes shared buffer inside DMAC, separate into four 512 bytes ping-pong FIFO. It can provide multi-block transfers using ping-pong mechanism for FMI. Software can access these shared buffers directly when FMI is not in busy.

#### 7.8.5 DMA Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value		
Shared Buffer	(DMAC_BA = 0xl	3000_0	:000)	6		
FB_0	0XB000_C000					
		R/W	Shared Buffer (FIFO)	N/A		
FB_511	0xB000_C7FC					
DMAC Registers (DMAC_BA = 0xB000_C000)						
DMACCSR	0xB000_C800	R/W	DMAC Control and Status Register	0x0000_0000		
DMACSAR2	0xB000_C808	R/W	DMAC Transfer Starting Address Register 2	0x0000_0000		
DMACBCR	0xB000_C80C	R	DMAC Transfer Byte Count Register	0x0000_0000		
DMACIER	0xB000_C810	R/W	DMAC Interrupt Enable Register	0x0000_0001		
DMACISR	0xB000_C814	R/W	DMAC Interrupt Status Register	0x0000_0000		

Publication Release Date: Jun. 18, 2010



## 7.8.6 DMAC Registers

## **DMAC Control and Status Register (DMACCSR)**

Register	Offset	R/W	Description	Reset Value
DMACCSR	0xB000_C800	R/W	DMAC Control and Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
		Rese	erved			FMI_BUSY	Reserved	
7	6	5	4	3	2	1	0	
Reserved				SG_EN2	Reserved	SW_RST	DMACEN	

Bits	Descriptions			
		FMI DMA Transfer is in progress		
[9]	FMI_BUSY	This bit indicates if FMI is granted and doing DMA transfer or not.		
[2]	1 1011	0 = FMI DMA transfer is not in progress.		
		1 = FMI DMA transfer is in progress.		
	4	Enable Scatter-Getter Function for FMI		
	SG_EN2	Enable DMA scatter-getter function or not.		
[3]		0 = Normal operation. DMAC will treat the starting address in DMACSAR2 as starting pointer of a single block memory.		
		1 = Enable scatter-getter operation. DMAC will treat the starting address in DMACSAR2 as a starting address of Physical Address Descriptor (PAD) table. The format of these PADs will be described later.		
	80	Software Engine Reset		
	~?	0 = Writing 0 to this bit has no effect.		
[1]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and pointers. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.		

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
		DMAC Engine Enable
[0] DMACEN		Setting this bit to 1 enables DMAC's operation. If this bit is cleared, DMAC will ignore all DMA request from FMI and force Bus Master into IDLE state.
	DMACEN	0 = Disable DMAC.
		1 = Enable DMAC.
		NOTE: If target abort is occurred, DMACEN will be cleared.

Publication Release Date: Jun. 18, 2010



#### **DMAC Transfer Starting Address Register 2 (DMACSAR2)**

Register	Offset	R/W	Description	Reset Value
DMACSAR2	0xB000_C808	R/W	DMAC Transfer Starting Address Register 2	0x0000_0000


					VALUE				
31	30	29	28	27	26	25	24		
DMACSA[31:24]									
23	22	21	20	19	18	17	16		
	DMACSA[23:16]								
15	14	13	12	11	10	9	8		
	DMACSA[15:8]								
7	6	5	4	3	2	1	0		
DMACSA[7:0]							000		

Bits	Descriptions	
		DMA Transfer Starting Address for FMI
[31:0]	DMACSA	This field indicates a 32-bit starting address of system memory (SRAM/SDRAM) for DMAC to retrieve or fill in data (for FMI engine).
110000		If DMAC is not in normal mode, this field will be interpreted as a starting address of Physical Address Descriptor (PAD) table.

NOTE: Starting address should be word alignment, for example, 0x0000\_0000, 0x0000\_0004...

The format of PAD table must like below. Note that the total sector count of all PADs must be equal to or greater than the sector count filled in FMI engine. EOT should be set to 1 in the last descriptor.

309



Physical Base Address: 32-bit, word aligned Sector Count: 1 sector = 512 bytes, 0 means 65536

sectors (bit 15~0) EOT: End of PAD Table (bit 31) Memory Region
HIGH

Publication Release Date: Jun. 18, 2010



## **DMAC Transfer Byte Count Register (DMACBCR)**

Register	ter Offset R/W		Description	Reset Value
DMACBCR	0xB000_C80C	R	DMAC Transfer Byte Count Register	0x0000_0000

					1//31 6153			
31	30	29	28	27	26	25	24	
		9	BCNT[	25:24]				
23	22	21	20	19	18	17	16	
	BCNT[23:16]							
15	14	13	12	11	10	9	8	
			BCNT	[15:8]		Sol	0	
7	6	5	4	3	2	1	0	
BCNT[7:0]						J.	CAL DO	

Bits	Descriptions	
		DMA Transfer Byte Count (Read Only)
[25:0]	BCNT	This field indicates the remained byte count of DMAC transfer. The value of this field is valid only when FMI is busy; otherwise, it is zero.

Publication Release Date: Jun. 18, 2010



## DMAC Interrupt Enable Register (DMACIER)

Register	egister Offset R/W		Description	Reset Value
DMACIER	0xB000_C810	R/W	DMAC Interrupt Enable Register	0x0000_0001

					V1/2/V1 VI				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
		( C							
15	14	13	12	11	10	9	8		
		(62)	(0)						
7	6	5	4	3	2	1	0		
	Reserved						TABORT_IE		

Bits	Descriptions	
		Wrong EOT Encountered Interrupt Enable
[1]	WEOT_IE	• 0 = Disable interrupt generation when wrong EOT is encountered.
		• 1 = Enable interrupt generation when wrong EOT is encountered.
		DMA Read/Write Target Abort Interrupt Enable
[0]	TABORT_IE	0 = Disable target abort interrupt generation during DMA transfer.
2		1 = Enable target abort interrupt generation during DMA transfer.

Publication Release Date: Jun. 18, 2010



#### **DMAC Interrupt Status Register (DMACISR)**

Register	Offset	R/W	Description	Reset Value
DMACISR	0xB000_C814	R/W	DMAC Interrupt Status Register	0x0000_0000

					11/11					
31	30	29	28	27	26	25	24			
	Reserved									
23	22	21	20	19	18	17	16			
		( ) ( ( )								
15	14	13	12	11	10	9	8			
			(0)							
7	6	5	4	3	2	1	0			
	Reserved					WEOT_IF	TABORT_IF			

Bits	Descriptions		
		Wrong EOT Encountered Interrupt Flag	
[4]	] WEOT_IF	When DMA Scatter-Getter function is enabled, and EOT of the descriptor is encountered before DMA transfer finished (that means the total sector count of all PAD is less than the sector count of FMI), this bit will be set.	
[1]		0 = No EOT encountered before DMA transfer finished.	
**		1 = EOT encountered before DMA transfer finished.	
2		NOTE: This bit is read only, but can be cleared by writing '1' to it.	
(1) N	3 P	DMA Read/Write Target Abort Interrupt Flag	
503	TARORT IF	0 = No bus ERROR response received.	
[0]	TABORT_IF	1 = Bus ERROR response received.	
		NOTE: This bit is read only, but can be cleared by writing '1' to it.	

**NOTE**: When DMAC's bus master received ERROR response, it means that target abort is happened. DMAC will stop transfer and respond this event to software, FMI; and then go to IDLE state. When target abort occurred or WEOT\_IF is set, suggest software reset DMAC and IP, and then transfer those data again.

Publication Release Date: Jun. 18, 2010



#### 7.9 Flash Memory Interface Controller (FMI)

The Flash Memory Interface (FMI) supports Secure Digital (SD and SDIO), Memory Stick (Memory stick PRO) and NAND-type flash. FMI is cooperated with DMAC to provide a fast data transfer between system memory and cards. There is one single 2048-byte buffer embedded in DMAC for temporary data storage. Due to DMAC only has single channel, that means only one interface can be active at the same time.

#### 7.9.1 FMI Controller Registers Map

R: read only, W: write only, R/W: both read and write

Register	Address	R/W	Description	Reset Value
FMI Global Re	egisters (FMI_BA	= 0xB0	00_D000)	(O) /E
FMICSR	0xB000_D000	R/W	Global Control and Status Register	0x0000_0000
FMIIER	0xB000_D004	R/W	Global Interrupt Control Register	0x0000_0001
FMIISR	0xB000_D008	R/W	Global Interrupt Status Register	0x0000_0000
Secure Digita	l Registers			
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000
SDARG	0xB000_D024	R/W	SD Command Argument Register	0x0000_0000
SDIER	0xB000_D028	R/W	SD Interrupt Control Register	0x0000_0000
SDISR	0xB000_D02C	R/W	SD Interrupt Status Register	0x000X_008C
SDRSP0	0xB000_D030	R	SD Receiving Response Token Register 0	0x0000_0000
SDRSP1	0xB000_D034	R	SD Receiving Response Token Register 1	0x0000_0000
SDBLEN	0xB000_D038	R/W	SD Block Length Register	0x0000_01FF
Memory Stick	Registers			
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000
MSBUF1	0xB000_D06C	R/W	Memory Stick Register Buffer 1	0x0000_0000
MSBUF2	0xB000_D070	R/W	Memory Stick Register Buffer 2	0x0000_0000
NAND-type F	lash Registers			
SMCSR	0xB000_D0A0	R/W	NAND Flash Control and Status Register	0x0600_0080
SMTCR	0xB000_D0A4	R/W	NAND Flash Timing Control Register	0x0001_0105
SMIER	0xB000_D0A8	R/W	NAND Flash Interrupt Control Register	0x0000_0000

313

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
SMISR	0xB000_D0AC	R/W	NAND Flash Interrupt Status Register	0x000X_0000
SMCMD	0xB000_D0B0	W	NAND Flash Command Port Register	N/A
SMADDR	0xB000_D0B4	W	NAND Flash Address Port Register	N/A
SMDATA	0xB000_D0B8	R/W	NAND Flash Data Port Register	N/A
SMECC0	0xB000_D0BC	R	NAND Flash Error Correction Code 0 Register	0x0000_0000
SMECC1	0xB000_D0C0	R	NAND Flash Error Correction Code 1 Register	0x0000_0000
SMECC2	0xB000_D0C4	R	NAND Flash Error Correction Code 2 Register	0x0000_0000
SMECC3	0xB000_D0C8	R	NAND Flash a Error Correction Code 3 Register	0x0000_0000
SMRA_0	0xB000_D0CC			SYLO
	***	R/W	NAND Flash Redundant Area Register	0xFFFF_FFFF
SMRA_15	0xB000_D108			
SMECCAD0	0xB000_D10C	R	NAND Flash ECC Correction Address 0	0x0000_0000
SMECCAD1	0xB000_D110	R	NAND Flash ECC Correction Address 1	0x0000_0000
ECC4ST	0xB000_D114	R	ECC4 Correction Status	0x0000_0000
ECC4F1A1	0xB000_D118	R	ECC4 Field 1 Error Address 1	0x0000_0000
ECC4F1A2	0xB000_D11C	R	ECC4 Field 1 Error Address 2	0x0000_0000
ECC4F1D	0xB000_D120	R	ECC4 Field 1 Error Data	0x0000_0000
ECC4F2A1	0xB000_D124	R	ECC4 Field 2 Error Address 1	0x0000_0000
ECC4F2A2	0xB000_D128	R	ECC4 Field 2 Error Address 2	0x0000_0000
ECC4F2D	0xB000_D12C	R	ECC4 Field 2 Error Data	0x0000_0000
ECC4F3A1	0xB000_D130	R	ECC4 Field 3 Error Address 1	0x0000_0000
ECC4F3A2	0xB000_D134	R	ECC4 Field 3 Error Address 2	0x0000_0000
ECC4F3D	0xB000_D138	R	ECC4 Field 3 Error Data	0x0000_0000
ECC4F4A1	0xB000_D13C	R	ECC4 Field 4 Error Address 1	0x0000_0000
ECC4F4A2	0xB000_D140	R	ECC4 Field 4 Error Address 2	0x0000_0000
ECC4F4D	0xB000_D144	R	ECC4 Field 4 Error Data	0x0000_0000



#### **Register Details** 7.9.2

## Global Control and Status Register (FMICSR)

Register	Address	R/W	Description	Reset Value
FMICSR	0xB000_D000	R/W	Global Control and Status Register	0x0000_0000

					- 1///	7/1/2			
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
			Rese	rved			9		
7	6	5	4	3	2	1	0		
	Reserved		CF_EN	SM_EN	MS_EN	SD_EN	SW_RST		

Bits	Descriptions	
		NAND-type Flash Functionality Enable
[3]	SM_EN	0 = Disable SM functionality of FMI.
		1 = Enable SM functionality of FMI.
h A		Memory Stick Functionality Enable
[2]	MS_EN	0 = Disable MS functionality of FMI.
	70	1 = Enable MS functionality of FMI.
1	100 -250	Secure Digital Functionality Enable
[1]	SD_EN	0 = Disable SD functionality of FMI.
		1 = Enable SD functionality of FMI.
	8	Software Engine Reset
[0]	SW_RST	0 = Writing 0 to this bit has no effect.
[O]	SW_K31	1 = Writing 1 to this bit will reset all FMI engines. The contents of control register will not be cleared. This bit will auto clear after few clock cycles.

315

Publication Release Date: Jun. 18, 2010



NOTE: Software can enable only one engine at one time, or FMI will work abnormal.

Publication Release Date: Jun. 18, 2010



## **Global Interrupt Control Register (FMIIER)**

Register	Address	R/W	Description	Reset Value
FMIIER	0xB000_D004	R/W	Global Interrupt Control Register	0x0000_0001

				1.3					
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15	14	13	12	11	10	9	8		
			Rese	rved		Lies,	(6)		
7	6	5	4	3	2	1	0		
Reserved							DTA_IE		

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Enable
[0]	DTA_IE	0 = Disable DMAC READ/WRITE target abort interrupt generation.
		1 = Enable DMAC READ/WRITE target abort interrupt generation.

Publication Release Date: Jun. 18, 2010



#### Global Interrupt Status Register (FMIISR)

Register	Address	R/W	Description	Reset Value
FMIISR	0xB000_D008	R/W	Global Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			Rese	rved		Sol.	0	
7	6	5	4	3	2	1	0	
Reserved							DTA_IF	

Bits	Descriptions	
		DMAC READ/WRITE Target Abort Interrupt Flag (Read Only)
[0]	DTA IE	This bit indicates DMAC received an ERROR response from internal AHB bus during DMA read/write operation. When Target Abort is occurred, please reset all engine.
[0]	DTA_IF	0 = No bus ERROR response received.
XX.		1 = Bus ERROR response received.
2		NOTE: This bit is read only, but can be cleared by writing '1' to it.

**NOTE**: No matter interrupt enable is turn on or not, the interrupt flag will be set when target condition is occurred.

Publication Release Date: Jun. 18, 2010



## SD Control and Status Register (SDCSR)

Register	Address	R/W	Description	Reset Value
SDCSR	0xB000_D020	R/W	SD Control and Status Register	0x0101_0000

					100		
31	30	29	28	27	26	25	24
Reserved	SDPORT		Reserved		SDN	IWR	
23	22	21	20	19	18	17	16
			BLK_CNT	-	(5)	100	
15	14	13	12	11	10	9	8
DBW	SW_RST			CMD_C	ODE	20	(a)
7	6	5	4	3	2	1	0
CLK_KEEPO	CLK8_OE	CLK74_OE	R2_EN	DO_EN	DI_EN	RI_EN	CO_EN

Bits	Descriptions				
[30:29]	SDPORT	SD Port Selection This field should be set to 00			
[27:24]	SDNWR	$N_{WR}$ Parameter for Block Write Operation  This value indicates the $N_{WR}$ parameter for data block write operation in clock counts. The actual clock cycle will be SDNWR+1.			
[23:16]	BLK_CNT	Block Counts to Be Transferred or Received  This field contains the block counts for data-in and data-out transfer. For READ_MULTIPLE_BLOCK and WRITE_MULTIPLE_BLOCK command, software can use this function to accelerate data transfer and improve performance. Note that only when SDBLEN=0x1FF, this field is valid. Otherwise, block counts will be set to 1 inside SD host engine.  NOTE: Value 0x0 in this field means 256.			
[15]	DBW	SD Data Bus Width  0 = Data bus width is 1-bit.  1 = Data bus width is 4-bit.			

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
	-	Software Engine Reset
	SW_RST	0 = Writing 0 to this bit has no effect.
[14]		1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared (but RI_EN, DI_EN, DO_EN and R2_EN will be cleared). This bit will be auto cleared after few clock cycles.
		SD Command Code
[13:8]	CMD_CODE	This register contains the SD command code $(0x00 - 0x3F)$ .
		SD Clock Enable for Port 0
[7]	CLK_KEEPO	0 = Disable SD clock generation.
		1 = SD clock always keeps free running.
		Generating 8 Clock Cycles Output Enable
[6]	CLK8_OE	0 = No effect.
[0]	CLK6_OE	1 = Enable, SD host will output 8 clock cycles.
		NOTE: When this operation is finished, this bit will be cleared automatically.
	CLK74_OE	Initial 74 Clock Cycles Output Enable
[5]		0 = No effect.
[5]		1 = Enable, SD host will output 74 clock cycles to SD card.
		NOTE: When this operation is finished, this bit will be cleared automatically.
	P	Response R2 Input Enable
	就	0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)
[4]	R2_EN	1 = Enable, SD host will wait to receive a response R2 from SD card and store the response data into DMAC's flash buffer (exclude CRC-7).
	Com Co	NOTE: When the R2 response is finished, this bit is cleared automatically.
	50	Data Output Enable
[2]	DO EN	0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)
[3]	DO_EN	1 = Enable, SD host will transfer block data and the CRC-16 value to SD card.
		NOTE: When the output operation is finished, this bit is cleared automatically.

320

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Data Input Enable
		0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)
[2]	DI_EN	1 = Enable, SD host will wait to receive block data and the CRC-16 value from SD card.
		<b>NOTE</b> : When the input operation is finished, this bit will be cleared automatically.
	RI_EN	Response Input Enable
F47		0 = No effect. (Please use SDCSR [SW_RST] to clear this bit.)
[1]		1 = Enable, SD host will wait to receive a response from SD card.
		NOTE: When the response operation is finished, this bit is cleared automatically.
	CO_EN  0 = No effect.  1 = Enable, SD ho	Command Output Enable
[0]		0 = No effect.
[0]		1 = Enable, SD host will output a command to SD card.
		<b>NOTE</b> : When the command operation is finished, this bit is cleared automatically.



## **SD Command Argument Register (SDARG)**

Register	Address	R/W	Description	Reset Value
SDARG	0xB000_D024	R/W	SD Command Argument Register	0x0000_0000

					17-1-2 180		
31	30	29	28	27	26	25	24
SD_CMD_ARG							
23	22	21	20	19	18	17	16
SD_CMD_ARG							
15	14	13	12	11	10	9	8
SD_CMD_ARG							
7	6	5	4	3	2	1	0
			SD_CM	D_ARG			SIL

Bits		Descriptions						
[31:	:0]	SD_CMD_ARG	SD Command Argument  This register contains a 32-bit value specifies the argument of SD command from host controller to SD card.					

Publication Release Date: Jun. 18, 2010



## SD Interrupt Control Register (SDIER)

Register	Address	R/W	Description	Reset Value
SDIER	0xB000_D028	R/W	SD Interrupt Control Register	0x0000_0000

				.///			
31	30	29	28	27	26	25	24
Reserved	CDOSRC			Rese	erved	20	
23	22	21	20	19	18	17	16
			Rese	erved	~ (	2	
15	14	13	12	11	10	9	8
Reserved	WKUP_EN	DITO_IE	RITO_IE	Reserved	SDIO0_IE	Reserved	CD0_IE
7	6	5	4	3	2	1	0
	Reserved					CRC_IE	BLKD_IE

Bits	Descriptions	
		SD0 Card Detect Source Selection
[30]	CDOSRC	• 0 = From SD0 card's DAT3 pin.
		• 1 = From GPIO pin.
		Wake-Up Signal Generating Enable
[14]		Enable/Disable wake-up signal generating of SD host when SDIO card (current using) issues an interrupt (wake-up) via DAT [1] to host.
by a		0 = Disable.
		1 = Enable.
180	] DITO_IE	Data Input Time-out Interrupt Enable
[13]		Enable/Disable interrupt generation of SD controller when data input time-out. Time-out value is specified at <b>SDTMOUT</b> .
		0 = Disable.
		1 = Enable.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Response Time-out Interrupt Enable
[12]	RITO_IE	Enable/Disable interrupt generation of SD controller when receiving response or R2 time-out. Time-out value is specified at <b>SDTMOUT</b> .
		0 = Disable.
		1 = Enable.
		SDIO Interrupt Enable for Port 0
[10]	SDIO0_IE	Enable/Disable interrupt generation of SD host when SDIO card 0 issues an interrupt via DAT [1] to host.
		0 = Disable.
		1 = Enable.
		SD0 Card Detection Interrupt Enable
[8]	CDO_IE	Enable/Disable interrupt generation of SD controller when card 0 is inserted or removed.
	_	0 = Disable.
		1 = Enable.
		CRC-7, CRC-16 and CRC Status Error Interrupt Enable
[1]	CRC_IE	0 = SD host will not generate interrupt when CRC-7, CRC-16 and CRC status is error.
		1 = SD host will generate interrupt when CRC-7, CRC-16 and CRC status is error.
hi da		Block Transfer Done Interrupt Enable
[0]	BLKD_IE	0 = SD host will not generate interrupt when data-in (out) transfer done.
	733	1 = SD host will generate interrupt when data-in (out) transfer done.
		324 Publication Release Date: Jun. 18, 2010 Revision: A4



## SD Interrupt Status Register (SDISR)

Register	Address	R/W	Description	Reset Value
SDISR	0xB000_D02C	R/W	SD Interrupt Status Register	0x000X_008C

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved				Reserved	SD0DAT1	Reserved	CDPS0		
15	14	13	12	11	10	9	8		
Reser	rved	DITO_IF	RITO_IF	Reserved	SDIO0_IF	Reserved	CD0_IF		
7	6	5	4	3	2	1	0		
SDDAT0		CRCSTAT			CRC-7	CRC_IF	BLKD_IF		

Bits	Descriptions	
[18]	SD0DAT1	DAT1 Pin Status of SD0 (Read Only)  This bit is the DAT1 pin status of SD0.
[16]	CDPS0	Card Detect Pin Status of SDO (Read Only)  This bit is the DAT3 pin status of SDO, and it is using for card detection. When there is a card inserted in or removed from SDO, software should check this bit to confirm if there is really a card insertion or remove.
[13]	DITO_IF	Data Input Time-out Interrupt Flag (Read Only)  This bit indicates that SD host counts to time-out value when receiving data (waiting start bit).  0 = Not time-out.  1 = Data input time-out.  NOTE: This bit is read only, but can be cleared by writing '1' to it.
		325 Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
		Response Time-out Interrupt Flag (Read Only)
		This bit indicates that SD host counts to time-out value when receiving response or R2 (waiting start bit).
[12]	RITO_IF	0 = Not time-out.
		1 = Response time-out.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		SDIO 0 Interrupt Flag (Read Only)
		This bit indicates that SDIO card 0 issues an interrupt to host.
[10]	SDIO0_IF	0 = No interrupt is issued by SDIO card 0.
		1 = An interrupt is issued by SDIO card 0.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
	CD0_IF	SD0 Card Detection Interrupt Flag (Read Only)
		This bit indicates that SD card 0 is inserted or removed. Only if SDIER [CD0_IE] is set to 1, this bit is active.
[8]		0 = No card is inserted or removed.
		1 = There is a card inserted in or removed from SD0.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
1	000470	DATO Pin Status of Current Selected SD (Read Only)
[7]	SDDAT0	This bit is the DATO pin status of current selected SD port.
	6	CRC Status Value of Data-out Transfer (Read Only)
	70	SD host will record CRC status of data-out transfer. Software could use this value to identify what type of error is during data-out transfer.
[6:4]	CRCSTAT	010 = Positive CRC status.
	(C) (II)	101 = Negative CRC status
	900	111 = SD card programming error occurs.



Bits	Descriptions	
		CRC-16 Check Status of Data-in Transfer (Read Only)
[3]	000.47	SD host will check CRC-16 correctness after data-in transfer.
	CRC-16	0 = Fault.
		1 = OK.
		CRC-7 Check Status (Read Only)
[2]	CRC-7	SD host will check CRC-7 correctness during each response in. If that response does not contain CRC-7 information (R3), then software should turn off SDIER [CRC_IE] and ignore this bit.
		0 = Fault.
		1 = OK.
		CRC-7, CRC-16 and CRC Status Error Interrupt Flag (Read Only)
[1]	CRC_IF	This bit indicates that SD host has occurred CRC error during response in, data-in or data-out (CRC status error) transfer. When CRC error is occurred, software should reset SD engine. Some response (ex. R3) doesn't have CRC-7 information with it; SD host will still calculate CRC-7, get CRC error and set this flag. In this condition, software should ignore CRC error and clears this bit manually.
		0 = No CRC error is occurred.
		1 = CRC error is occurred.
-SE-		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		Block Transfer Done Interrupt Flag (Read Only)
[0] <b>BLKD_I</b> I		This bit indicates that SD host has finished data-in or data-out block transfer. If there is a CRC-16 error or incorrect CRC status during multiple block data transfer, the transfer will be broken and this bit will be set.  0 = Not finished yet.
	3/12	1 = Done.
	(C)	NOTE: This bit is read only, but can be cleared by writing '1' to it.
	W.S.	327 Publication Release Date: Jun. 18, 2010 Revision: A4



## **SD Receiving Response Token Register 0 (SDRSP0)**

Register	Address	R/W	Description	Reset Value
SDRSP0	0xB000_D030	R	SD Receiving Response Token Register 0	0x0000_0000

					17-1 7 580			
31	30	29	28	27	26	25	24	
SD_RSP_TK0								
23	22	21	20	19	18	17	16	
SD_RSP_TK0								
15	14	13	12	11	10	9	8	
			SD_RS	P_TKO		90	20	
7	6	5	4	3	2	1	0	
			SD_RS	P_TK0			COL.	

Bits	Descriptions	
[31:0]	SD_RSP_TKO	SD Receiving Response Token 0  SD host controller will receive a response token for getting a reply from SD card when SDCSR [RI_EN] is set. This field contains response bit 47-16 of the response token.



## **SD Receiving Response Token Register 1 (SDRSP1)**

Register	Address	R/W	Description	Reset Value
SDRSP1	0xB000_D034	R	SD Receiving Response Token Register 1	0x0000_0000

					7 7 199			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
			Rese	rved		Z.	20	
7	6	5	4	3	2	1	0	
	SD_RSP_TK1							

Bits	Descriptions	
		SD Receiving Response Token 1
[7:0]	SD_RSP_TK1	SD host controller will receive a response token for getting a reply from SD card when SDCSR [RI_EN] is set. This register contains the bit 15-8 of the response token.

329

Publication Release Date: Jun. 18, 2010



## **SD Block Length Register (SDBLEN)**

Register	Address	R/W	Description	Reset Value
SDBLEN	0xB000_D038	R/W	SD Block Length Register	0x0000_01FF

					17 - 1 - 1 - 1 - 1 - 1			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
Reserved								
15	14	13	12	11	10	9	8	
Reserved							SDBLEN	
7	6	5	4	3	2	1	0	
	SDBLEN							

Bits	Descriptions	
		SD BLOCK LENGTH in Byte Unit
[8:0]	SDBLEN	A 9-bit value specifies the SD transfer byte count. The actual byte count is equal to SDBLEN+1.

Publication Release Date: Jun. 18, 2010



## SD Response/Data-in Time-out Register (SDTMOUT)

Register	Offset	R/W	Description	Reset Value
SDTMOUT	0xB000_D03C	R/W	SD Response/Data-in Time-out Register	0x0000_0000

					7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
SDTMOUT								
15	14	13	12	11	10	9	8	
SDTMOUT								
7	6	5	4	3	2	1	0	
	SDTMOUT							

Bits	Descriptions	
		SD Response/Data-in Time-out Value
[23:0]	SDTMOUT	A 24-bit value specifies the time-out counts of response and data input. SD host controller will wait start bit of response or data-in until this value reached. The time period is depended on SD engine clock frequency. Do not write a small number into this field, or you may never get response or data due to time-out.
**		NOTE: Fill 0x0 into this field will disable hardware time-out function.

Publication Release Date: Jun. 18, 2010



## Memory Stick Control and Status Register (MSCSR)

Register	Address	R/W	Description	Reset Value	
MSCSR	0xB000_D060	R/W	Memory Stick Control and Status Register	0x0000_0008	

31	30	29	28	27	26	25	24
Res				erved	9	40	
23	22	21	20	19	18	17	16
Rese	Reserved MSPORT DS			SIZE DCNT			
15	14	13	12	11	10	9	8
	Reserved				TI	PC	(0)
7	6	5	4	3	2	1	0
	Reserved			SERIAL	MSPRO	MS_GO	SW_RST

Bits	Descriptions							
[21]	MEDODT	Memory Stick Port Selection						
[21]	MSPORT	This bit should be set to 0						
		Data Size for Transfer (for Memory Stick PRO Only)						
sits.		This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) DMAC's FIFO.						
1		READ_SHORT_DATA and WRITE_SHORT_DATA.						
[20:19]	DSIZE	00 = 32 Bytes.						
	Ale	01 = 64 Bytes.						
160		10 = 128 Bytes.						
	10 M	11 = 256 Bytes.						
	Co Miles	NOTE: This field is invalid when other TPC codes are executed.						
		332 Publication Release Date: Jun. 18, 2010 Revision: A4						



Bits	Descriptions	70075			
		Data Count Number (in Byte Unit)			
		This field defines how many bytes should be transferred of following TPC codes. Data will be obtained from (stored in) MSBUF1 and MSBUF2.			
[18:16]	DCNT	READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_CMD and EX_SET_CMD.			
[10.10]	Bolet	For example, when software wants to use SET_R/W_REG_ADRS, you should write 0x4 into this field; when you want to use SET_CMD, you should write 0x1 into this field, etc.			
		<b>NOTE</b> : Value 0x0 means 8 bytes should be transferred, and it is the largest length this core can provide.			
		TPC Code of the Packet			
[11:8] TI	TPC	This field defines the TPC code of the packet which software wants to transfer. This core supports all TPC code of Memory Stick and Memory Stick PRO specification. The lower 4 bits of TPC (TPC Check Code) will be generated by hardware automatically.			
		Serial or Parallel Mode			
[3]	SERIAL	0 = MS host is working at parallel mode.			
		1 = MS host is working at serial mode (Default).			
		Memory Stick PRO			
[2]	MSPRO	0 = Type of the card is Memory Stick.			
1		1 = Type of the card is Memory Stick PRO.			
20	A	Trigger Memory Stick Core to Transfer Packet			
	ilk	0 = Writing 0 to this bit has no effect.			
[1]	MS_GO	1 = Trigger Memory Stick core to transfer packet. When TPC code is READ_REG, GET_INT, WRITE_REG, SET_R/W_REG_ADRS, SET_CMD or EX_SET_CMD, data will be obtained from (stored in) MSBUF1 and MSBUF2. When TPC code is READ_LONG_DATA (READ_PAGE_DATA), READ_SHORT_DATA, WRITE_LONG_DATA (WRITE_PAGE_DATA) or WRITE_SHORT_DATA, data will be obtained from (stored in) DMAC's FIFO.			

333



Bits	Descriptions	
[0]	SW_RST	Software Engine Reset  0 = Writing 0 to this bit has no effect.  1 = Writing 1 to this bit will reset the internal state machine and counters. The contents of control register will not be cleared. This bit will be auto cleared after few clock cycles.



## **Memory Stick Interrupt Control Register (MSIER)**

Register	Address	R/W	Description	Reset Value
MSIER	0xB000_D064	R/W	Memory Stick Interrupt Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved					Reserved	CDO_IE
15	14	13	12	11	10	9	8
			Re	served		50	(0)
7	6	5	4	3	2	1	0
	Reserved CRC_II			BSYTO_IE	INTTO_IE	MSINT_IE	PKT_IE

Bits	Descriptions	
		MS Card Detection 0 Interrupt Enable
[16]	CDO_IE	Enable/Disable Interrupt generation of MS controller when card 0 is inserted or removed.
	_	0 = Disable.
sits		1 = Enable.
Take .		CRC-16 Error Interrupt Enable
[4]	CRC_IE	0 = the core will not generate interrupt when CRC-16 is error.
	offic.	1 = the core will generate interrupt when CRC-16 is error.
1	N.X	Busy to Ready Check Timeout Interrupt Enable
[3]	BSYTO_IE	0 = Disable Busy to Ready check timeout interrupt.
	(C.W.	1 = Enable Busy to Ready check timeout interrupt.
	Sh	INT Response Timeout Interrupt Enable
[2]	INTTO_IE	0 = Disable INT response timeout interrupt generation.
	9	1 = Enable INT response timeout interrupt generation.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[1]	MSINT_IE	Memory Stick Card's Interrupt Enable  0 = the core will not generate interrupt when MS card generates INT.  1 = the core will generate interrupt when MS card generates INT.  NOTE: Software should set MSIER[INTTO_IE] to `1' to enable INT detection function of the core, and set this bit to `1' if you want to get INT from MS card.
[0]	PKT_IE	Packet Transfer Done Interrupt Enable  0 = the core will not generate interrupt when packet transfer is done.  1 = the core will generate interrupt when packet transfer is done.



## **Memory Stick Interrupt Status Register (MSISR)**

Register	Address	R/W	Description	Reset Value
MSISR	0xB000_D068	R/W	Memory Stick Interrupt Status Register	0x0000_0000

					11.41		
31	30	29	28	27	26	25	24
		Reserved	CD0_				
23	22	21	20	19	18	17	16
		Re	served			Reserved	CD0_IF
15	14	13	12	11	10	9	8
	Res	erved		CMDNK	BREQ	ERR	CED
7	6	5	4	3	2	1	0
Reserved CRC_IF				BSYTO_IF	INTTO_IF	MSINT_IF	PKT_IF

Bits	Descriptions	
[24]	CDO_	Pin Status of MS Card Detection 0 (Read Only)  This is the pin status of MS card detection 0. When there is a card insertion or removal, software should check this bit to confirm if it is really a card insertion or removal.  NOTE: Software should perform de-bounce for card detection function.
[16]	CDO_IF	MS Card Detection 0 Interrupt Flag (Read Only)  This bit indicates that MS card 0 is inserted or removed. Only if MSIER [CD0_IE] is set, this bit is active; otherwise, this bit is invalid.  0 = No card is inserted or removed.  1 = There is a card inserted in or removed from MS0.  NOTE: This bit is read only, but can be cleared by writing '1' to it.
[11:8]	CMDNK BREQ ERR CED	INT Status of Memory Stick PRO (Read Only)  These 4 bits indicates the INT status of Memory Stick PRO card (only for parallel mode). When MSIER [INTTO_IE] is set, the core will wait for INT signal from card. If the card is working at parallel mode; after INT is occurred (MSISR [MSINT_IF] is set), the contents of INT register can be informed by these bits.  NOTE: These bits are valid in parallel mode only.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		CRC-16 Error Interrupt Flag (Read Only)
[4]	CRC_IF	When the packet transfer is done, the core will compare the value of CRC-16 which it calculated and received. If CRC-16 value is not the same, this flag will be set. The comparison executes only for READ packet.
[-7]	CKC_II	0 = CRC-16 ok.
		1 = CRC-16 failed.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		Busy to Ready Check Timeout Interrupt Flag (Read Only)
[2]	BSYTO_IF	This bit indicates that the core cannot detect RDY signal on DATA [0] pin during Handshake State. It means some errors are occurred during packet transfer. The maximum timeout duration for RDY signal is 16 SCLKs.
[3]		0 = No RDY timeout occurred.
		1 = RDY timeout occurred.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
	INTTO_IF	INT Response Timeout Interrupt Flag (Read Only)
[2]		This bit indicates that the core cannot detect INT signal of MS card after a period of time. In Memory Stick, the maximum period is 100ms. In Memory Stick PRO, the maximum period is 3500ms. If INT timeout is occurred, it means the card maybe malfunction.
de		0 = INT detection is not timeout.
		1 = INT detection is timeout, no INT signal occurred.
b 1		NOTE: This bit is read only, but can be cleared by writing '1' to it.
	流	Memory Stick Card's Interrupt Flag (Read Only)
[1]	MSINT_IF	Memory Stick will generate INT signal after some TPC codes are executed, ex. SET_CMD. This bit indicates that Memory Stick has generated INT signal after TPC code execution. This core will check INT for software only when MSIER [INTTO_IE] is set to '1', or this bit is invalid.
	5000	0 = No INT signal is detected.
	8	1 = INT signal is detected.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Packet Transfer Done Interrupt Flag (Read Only)
		This bit indicates that the whole packet transfer is done. The four states of Memory Stick are BS1, BS2, BS3 and BS0.
[0] <b>PKT_IF</b>	PKT_IF	0 = Packet transfer is not done yet.
		1 = Packet transfer is done.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.

**NOTE**: No matter interrupt is enabled or not, the interrupt flag is set when target condition is occurred.

Publication Release Date: Jun. 18, 2010



## **Memory Stick Register Buffer 1 (MSBUF1)**

## Memory Stick Register Buffer 2 (MSBUF2)

Register	Address	R/W	Description	Reset Value
MSBUF1	0xB000_D06C	R/W	Memory Stick Register Buffer 1	0x0000 0x0000
MSBUF2	0xB000_D070	K) VV	Memory Stick Register Buffer 2	0x0000_0x0000

31	30	29	28	27	26	25	24
	DATA[31:24]						
23	22	21	20	19	18	17	16
			DATA[	23:16]		200	(0)
15	14	13	12	11	10	9	8
			DATA	[15:8]		-7	25
7	6	5	4	3	2	1	0
	DATA[7:0]						

Bits	Descriptions
------	--------------

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions			
[31:0]	Descriptions	following TPC codes, data  READ_REG, GET_INT, V EX_SET_CMD.  This core will always send software wants to WRITE at MSBUF2 [31:24] and v The order of transfer will you want to WRITE a pa MSBUF2 [31:0] and MS then trigger the core.	ata of READ/WRITE TPC of will be obtained from (so will be obtained from MSB of the control of t	codes. When software uses tored in) this field.  EG_ADRS, SET_CMD and of MSBUF2. For example, if ta, you should put the data CNT] then trigger the core.  E2 [30], MSBUF2 [24]. If you should put the data at 0x6 into MSCSR [DCNT] ill be MSBUF2 [31:24]  E3]. The same order will be
		BYTE 7 BYTE 8	BYTE 3 BYTE 4	



## NAND Flash Control and Status Register (SMCSR)

Register	Address	R/W	Description	Reset Value
SMCSR	0xB000_D0A0	R/W	NAND Flash Control and Status Register	0x0600_0080

31	30	29	28	27	26	25	24
	Reserved					_cs	WP_
23	22	21	20	19	18	17	16
	Reser				2	100 C	
15	14	13	12	11	10	9	8
	Reserved				ME	CC4	(6)
7	6	5	4	3	2	1	0
ECC4CHK	Reserved	ECC4_EN	DBW	PSIZE	DWR_EN	DRD_EN	SW_RST

Bits	Descriptions			
		NAND Flash Select		
[26.25]	CM CC	00 = Select card 0. (-CE0 will be active)		
[26:25]	SM_CS	01 = Reserved		
		11 = No card will be selected.		
AFK.		Write Protect Pin Control		
[24]	WP_	0 = Force –WP pin to <b>LOW</b> (0) level.		
	2	1 = Force –WP pin to <b>HIGH</b> (1) level.		
	N. Comment	Mask ECC4 During Write Page Data		
[11:8]	MECC4	These 4 bits indicate NAND controller to write out ECC4 checksum or just 10 bytes 0xFF for each field.		
	CO . ((1)	0 = Do not mask the ECC4 checksum for each field.		
	500	1 = Mask ECC4 checksum and write out 10 bytes 0xFF to NAND.		

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions	
		None Used Field ECC4 Check After Read Page Data
		0 = Disable. NAND controller will always check ECC4 result for each field, no matter it is used or not.
[7]	ECC4CHK	1 = Enable. NAND controller will check 1's count for byte 2, 3 of redundant data in each field. If count value is greater than 8, NAND controller will treat this field as none used field; otherwise, it's used. If that field is none used field, NAND controller will ignore its ECC4 check result.
		ECC Algorithm Selection
[5]	ECC4_EN	This bit is used to select the ECC algorithm for data protecting. There are two ECC algorithms inside this NAND controller, one is the standard used in SmartMedia's specification and the other is Reed-Solomon code.
		0 = Using standard algorithm in SmartMedia specification.
		1 = Using Reed-Solomon code encode/decode.
	DBW	SM Data Bus Width
F 4 7		0 = Data bus width of NAND is 8-bit.
[4]		1 = Data bus width of NAND is reserved for 16-bit.
		This bit should be set to 0.
		Page Size of NAND-type Flash
[2]	DC1.7E	This bit indicates the page size of NAND. Only two sizes are supported.
[3]	PSIZE	0 = Page size is 512 Bytes. (512+16B)
2		1 = Page size is 2048 Bytes. (2048+64B)
(N) //	500	DMA Write Data Enable
	2 X X	This bit enables the SM host to transfer data from DMAC's embedded frame buffer into SmartMedia card or NAND type flash.
[2]	DWR_EN	0 = No effect.
	900	1 = Enable DMA read data transfer.
	En "	NOTE: When DMA transfer completed, this bit will be cleared automatically.



Bits	Descriptions	
		DMA Read Data Enable
		This bit enables the SM host to transfer data from SmartMedia card or NAND type flash into DMAC's embedded frame buffer.
[1]	DRD_EN	0 = No effect.
		1 = Enable DMA read data transfer.
		<b>NOTE</b> : When DMA transfer completed, this bit will be cleared automatically.
		Software Engine Reset
		0 = Writing 0 to this bit has no effect.
[0]	SW_RST	1 = Writing 1 to this bit will reset the internal state machine and counters (include SMCSR [DWR_EN] and SMCSR [DRD_EN]). The contents of control register will not be cleared. This bit will be auto cleared after few clock cycles.



## NAND Flash Timing Control Register (SMTCR)

Register	Address	R/W	Description	Reset Value
SMTCR	0xB000_D0A4	R/W	NAND Flash a Timing Control Register	0x0001_0105


31	30	29	28	27	26	25	24
			Rese	erved	9	40	
23	22	21	20	19	18	17	16
Reserved				CALE_SH	0	200	\
15	14	13	12	11	10	9	8
			HI_	WID		20	(0)
7	6	5	4	3	2	1	0
			LO_	WID			2750

Bits	Descriptions	
		CLE/ALE Setup/Hold Time
		This field controls the CLE/ALE setup/hold time to -WE.
		The setup/hold time can be calculated using following equation:
[22:16]	CALE_SH	$t_{CLS} = (CALE\_SH+1)*T_{AHB}$
48		$t_{CLH} = ((CALE\_SH*2)+2)*T_{AHB}$
		$t_{ALS} = (CALE\_SH+1)*T_{AHB}$
	P.	$t_{ALH} = ((CALE\_SH*2)+2)*T_{AHB}$
	流	Read/Write Enable Signal High Pulse Width
[15:8]	HI_WID	This field controls the high pulse width of signals –RE and –WE while H/W mode page access is enabled. The pulse width is a multiple of period of AHB bus clock. (The actual width time will be [clock period*(HI_WID+1)])
	(0,0)	NOTE: Value of this field can not be 0x0.
	38.	Read/Write Enable Signal Low Pulse Width
[7:0]	LO_WID	This field controls the low pulse width of signals –RE and –WE while H/W mode page access is enabled. The pulse width is a multiple of period of AHB bus clock. (The actual width time will be [clock period*(LO_WID+1)])
		NOTE: Value of this field can not be 0x0.

Publication Release Date: Jun. 18, 2010



NOTE1: The reset value is calculated base on 100MHz AHB Clock. Timing Effect of Above 3 Registers





## NAND Flash Interrupt Control Register (SMIER)

Register	Address	R/W	Description	Reset Value
SMIER	0xB000_D0A8	R/W	NAND Flash Interrupt Control Register	0x0000_0000

					15 1 16 16 16 16 16 16 16 16 16 16 16 16 1			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
Reserved						X		
15	14	13	12	11	10	9	8	
		Reserved			RB_IE	Reserved	CD0_IE	
7	6	5	4	3	2	1	0	
	Reserved					ECC_IE	DMA_IE	

Bits	Descriptions	
[10]	RB_IE	Ready/-Busy Rising Edge Detect Interrupt Enable  0 = Disable R/-B rising edge detect interrupt generation.
		1 = Enable R/-B rising edge detect interrupt generation.
		NAND Flash # 0 Detection Interrupt Enable
[8]	CD0_IE	Enable/Disable interrupt generation of the controller when NAND Flash $\#\ 0$ is inserted or removed.
n -	A. Section	0 = Disable.
		1 = Enable.
10	(A)	ECC Check Error Interrupt Enable
[1]	ECC_IE	When reading data from SM card, SM host will check the ECC code inside redundant area with the ECC code which calculated by itself. Enable this bit to generate interrupt when there is an ECC code mismatch.
	5%	0 = Disable.
	12 73	1 = Enable.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		DMA Read/Write Data Complete Interrupt Enable
[0]	DMA_IE	0 = Disable DMA read/write data complete interrupt generation.
		1 = Enable DMA read/write data complete interrupt generation.



## NAND Flash Interrupt Status Register (SMISR)

Register	Address	R/W	Description	Reset Value
SMISR	0xB000_D0AC	R/W	NAND Flash Interrupt Status Register	0x000X_0000

				- 1			
31	30	29	28	27	26	25	24
			Rese	rved		20	
23	22	21	20	19	18	17	16
Reserved				RB_	Reserved	CDO_	
15	14	13	12	11	10	9	8
	Reserved				RB_IF	Reserved	CDO_IF
7	6	5	4	3	2	1	0
Reserved					ECC_IF	DMA_IF	

Bits	Descriptions	
[10]	DD	Ready/-Busy Pin Status (Read Only)
[18]	RB_	This bit reflects the Ready/-Busy pin status of SmartMedia card.
		Card Detect Pin Status of SMO (Read Only)
[16]	CDO_	This bit is the card detect pin status of SMO, and it is using for card detection. When there is a card inserted in or removed from SMO, software should check this bit to confirm if there is really a card insertion or remove.
12 -A	2	Ready/-Busy Rising Edge Detect Interrupt Flag (Read Only)
F4.01	P	0 = R/-B rising edge is not detected.
[10]	RB_IF	1 = R/-B rising edge is detected.
16	dr. D	NOTE: This bit is read only, but can be cleared by writing '1' to it.
	CONT.	SM Card 0 Detection Interrupt Flag (Read Only)
		This bit indicates that SM card 0 is inserted or removed. Only if SMIER [CD0_IE] is set to 1, this bit is active.
[8]	CDO_IF	0 = No card is inserted or removed.
	2	1 = There is a card inserted in or removed from SM0.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.

349

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		ECC Check Error Interrupt Flag (Read Only)
F43	F00 1F	0 = No ECC mismatch occurred.
[1]	[1] ECC_IF	1 = ECC mismatch occurred.
		NOTE: This bit is read only, but can be cleared by writing '1' to it.
		DMA Read/Write Data Complete Interrupt Flag (Read Only)
[0]	5144 15	0 = DMA read/write transfer is not finished yet.
[0]	DMA_IF	1 = DMA read/write transfer is done.
		<b>NOTE</b> : This bit is read only, but can be cleared by writing '1' to it.



## NAND Flash Command Port Register (SMCMD)

Register	Address	R/W	Description	Reset Value
SMCMD	0xB000_D0B0	W	NAND Flash Command Port Register	N/A

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
SMCMD							

Bits	Descriptions	
[7:0]	SMCMD	NAND Flash Command Port  When CPU writes this port, SM H/W circuit will send a command to NAND Flash.

Publication Release Date: Jun. 18, 2010 Revision: A4



#### NAND Flash Address Port Register (SMADDR)

Register	Address	R/W	Description	Reset Value
SMADDR	0xB000_D0B4	W	NAND Flash Address Port Register	N/A

					N. J.		
31	30	29	28	27	26	25	24
EOA				Reserved		20	
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
			Rese	erved		60	100
7	6	5	4	3	2	1	0
SMADDR					ON O		

Bits	Descriptions					
		End of Address				
[31]	EOA	Writing to this bit to tell SM host if this address is the last one or not. When software first writes to address port with this bit cleared, SM host will set ALE pin to active (HIGH). After the last address is written (with this bit set), SM host will set ALE pin to inactive (LOW).				
. Ele.		0 = Not the last address.				
20		1 = The last one address.				
	ja .	NAND Flash Address Port				
[7:0]	SMADDR	When CPU writes this port, SM H/W circuit will send an address to NAND Flash.				
		352 Publication Release Date: Jun. 18, 2010 Revision: A4				



#### NAND Flash Data Port Register (SMDATA)

Register	Address	R/W	Description	Reset Value
SMDATA	0xB000_D0B8	R/W	NAND Flash Data Port Register	N/A

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved		20	0
7	6	5	4	3	2	1	0
			SMD	ATA			0270

Bits	Descriptions	
[7.0]	[7:0] <b>SMDATA</b>	NAND Flash Data Port
[7:0]		CPU can access NAND Flash memory through this data port.

Publication Release Date: Jun. 18, 2010



## NAND Flash Error Correction Code 0 Register (SMECCO)

Register	Address	R/W	Description	Reset Value
SMECC0	0xB000_D0BC	R	NAND Flash Error Correction Code 0 Register	0x0000_0000

					S K WE		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			SME	CCO		200	
15	14	13	12	11	10	9	8
SMECCO							
7	6	5	4	3	2	1	0
SMECCO					027		

Bits	Descriptions	
		NAND Flash ECC O
		For 512+16 bytes/page models, this area contains a 3-byte ECC for page data from data byte 0 through byte 255.
		[23:16]: CP5 ~ CP0, 0x3
		[15:8]: LP15 ~ LP08
[23:0]	SMECCO	[7:0]: LP07 ~ LP00
	h	For 2048+64 bytes/page models, this area contains a 3-byte ECC for page data from data byte 0 through byte 511.
	All.	[23:16]: CP5 ~ CP0, LP17 ~ LP16
	OXX	[15:8]: LP15 ~ LP08
	(C) 122	[7:0]: LP07 ~ LP00
		354 Publication Release Date: Jun. 18, 2010 Revision: A4



## NAND Flash Error Correction Code 1 Register (SMECC1)

Register	Address	R/W	Description	Reset Value
SMECC1	0xB000_D0C0	R	NAND Flash Error Correction Code 1 Register	0x0000_0000

					10 1 10 W		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
SMECC1							
15	14	13	12	11	10	9	8
SMECC1						(9)	
7	6	5	4	3	2	1	0
SMECC1					ON TO		

Bits	Descriptions	
		NAND Flash ECC 1
		For 512+16 bytes/page models, this area contains a 3-byte ECC for page data from data byte 256 through byte 511.
		[23:16]: CP5 ~ CP0, 0x3
10000		[15:8]: LP15 ~ LP08
[23:0]	SMECC1	[7:0]: LP07 ~ LP00
	h	For 2048+64 bytes/page models, this area contains a 3-byte ECC for page data from data byte 512 through byte 1023.
(II)	Ali.	[23:16]: CP5 ~ CP0, LP17 ~ LP16
	2 × ×	[15:8]: LP15 ~ LP08
1	(C) 122	[7:0]: LP07 ~ LP00
		355 Publication Release Date: Jun. 18, 2010 Revision: A



## NAND Flash Error Correction Code 2 Register (SMECC2)

Register	Address	R/W	Description	Reset Value
SMECC2	0xB000_D0C4	R	NAND Flash Error Correction Code 2 Register	0x0000_0000

					7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			
31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	SMECC2							
15	14	13	12	11	10	9	8	
SMECC2					200			
7	6	5	4	3	2	1	0	
SMECC2					OTTO			

Bits	Descriptions	
		NAND Flash ECC 2
		For 2048+64 bytes/page models only, this area contains a 3-byte ECC for page data from data byte 1024 through byte 1535.
[23:0]	SMECC2	[23:16]: CP5 ~ CP0, LP17 ~ LP16
also .		[15:8]: LP15 ~ LP08
		[7:0]: LP07 ~ LP00

356

Publication Release Date: Jun. 18, 2010



## NAND Flash Error Correction Code 3 Register (SMECC3)

Register	Address	R/W	Description	Reset Value
SMECC3	0xB000_D0C8	R	NAND Flash Error Correction Code 3 Register	0x0000_0000

					7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
SMECC3							
15	14	13	12	11	10	9	8
SMECC3						100	
7	6	5	4	3	2	1	0
SMECC3					O TUDO		

Bits	Descriptions	
		NAND Flash ECC 3
		For 2048+64 bytes/page models only, this area contains a 3-byte ECC for page data from data byte 1536 through byte 2047.
[23:0]	SMECC3	[23:16]: CP5 ~ CP0, LP17 ~ LP16
all to		[15:8]: LP15 ~ LP08
		[7:0]: LP07 ~ LP00

Publication Release Date: Jun. 18, 2010 Revision: A4



#### NAND Flash Redundant Area Register (SMRA)

Register	Address	R/W	Description	Reset Value
SMRA_0	0xB000_D0CC	R/W	NAND Flash Redundant Area Register	0xFFFF_FFFF
 SMRA_15	 0xB000_D108			

					1/2/2 /		
31	30	29	28	27	26	25	24
RArea							
23	22	21	20	19	18	17	16
			RAr	ea		70	27
15	14	13	12	11	10	9	8
RArea							
7	6	5	4	3	2	1	0
RArea						5	

Bits	Descriptions	
		Redundant Area
		This field keeps the 64 bytes data of redundant area for flash memory whose page size is 2K bytes.
[31:0]	RArea	For 512+16 byte/page models, only the 16 bytes redundant area is required. (I.e. Those 16 bytes redundant data must be programmed into SMRA_0, SMRA_1, SMRA_2 and SMRA_3.)
		For 2048+64 byte/page models, the redundant data is programmed into SMRA_0 to SMRA_15.
		358 Publication Release Date: Jun. 18, 2010 Revision: A4



## NAND Flash ECC Correction Address 0 (SMECCAD0)

Register	Address	R/W	Description	Reset Value
SMECCADO	0xB000_D10C	R	NAND Flash ECC Correction Address 0	0x0000_0000

					7 7 100		
31	30	29	28	27	26	25	24
F2_STAT Reserved			F2_ADDR				
23	22	21	20	19	18	17	16
			F2_ <i>F</i>	ADDR	0	0) C	
15	14	13	12	11	10	9	8
F1_9	F1_STAT Reserved			F1_ADDR			
7	6	5	4	3	2	1	0
			F1_ <i>F</i>	DDR		71	070

Bits	Descriptions				
		ECC Status of ECC-Field 2			
		This field contains the ECC correction status of ECC-field 2 (for page size 512+16B and 2048+64B).			
[31:30]	F2_STAT	• 00 = No error.			
10000		• 01 = Correctable error.			
386		• 10 = Uncorrectable error.			
37		• 11 = ECC Code error (for 1-bit code error only).			
	A	Error Location of Received Data (Field 2)			
[27:16]	F2_ADDR	This field contains the error address result after ECC correct calculation. F2_ADDR [11:3] contains the byte address and F2_ADDR [2:0] contains the bit address of 256/512 bytes data.			
	CONT	ECC Status of ECC-Field 1			
		This field contains the ECC correction status of ECC-field 1 (for page size 512+16B and 2048+64B).			
[15:14]	F1_STAT	• 00 = No error.			
	3	• 01 = Correctable error.			
		• 10 = Uncorrectable error.			
		• 11 = ECC Code error (for 1-bit code error only).			

359

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Error Location of Received Data (Field 1)
[11:0]	F1_ADDR	This field contains the error address result after ECC correct calculation. F1_ADDR [11:3] contains the byte address and F1_ADDR [2:0] contains the bit address of 256/512 bytes data. For example, if F1_ADDR = 0x01E, the error bit will be located at byte 3, bit 6. Software can correct the data by inverting that bit.

**NOTE**: NAND Flash host provide 1-bit error correction and 2-bit error detection. If there are more than two data error bits, the status could be correctable or uncorrectable. And also, if there are two or more code error bits, the status could be uncorrectable or ECC code error.

360

Publication Release Date: Jun. 18, 2010



# NAND Flash ECC Correction Address 1 (SMECCAD1)

Register	Address	R/W	Description	Reset Value
SMECCAD1	0xB000_D110	R	NAND Flash ECC Correction Address 1	0x0000_0000

					7 7 100				
31	30	29	28	27	26	25	24		
F4_\$	F4_STAT Rese			F4_ADDR					
23	22	21	20	19	18	17	16		
	F4_ADDR								
15	14	13	12	11	10	9	8		
F3_9	STAT	Rese	erved		F3_A	DDR	(6)		
7	6	5	4	3	2	1	0		
	F3_ADDR								

Bits	Descriptions	
		ECC Status of ECC-Field 4
		This field contains the ECC correction status of ECC-field 4 (for page size 2048+64B).
[31:30]	F4_STAT	• 00 = No error.
1000		• 01 = Correctable error.
ASK.		• 10 = Uncorrectable error.
		• 11 = ECC Code error (for 1-bit code error only).
	P	Error Location of Received Data (Field 4)
[27:16]	F4_ADDR	This field contains the error address result after ECC correct calculation. F4_ADDR $[11:3]$ contains the bit address of 512 bytes data.
	College	ECC Status of ECC-Field 3
		This field contains the ECC correction status of ECC-field 3 (for page size 2048+64B).
[15:14]	F3_STAT	• 00 = No error.
	2	• 01 = Correctable error.
		• 10 = Uncorrectable error.
		• 11 = ECC Code error (for 1-bit code error only).

361

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Error Location of Received Data (Field 3)
[11:0]	F3_ADDR	This field contains the error address result after ECC correct calculation. F3_ADDR [11:3] contains the byte address and F3_ADDR [2:0] contains the bit address of 512 bytes data.

**NOTE**: NAND Flash host provide 1-bit error correction and 2-bit error detection. If there are more than two data error bits, the status could be correctable or uncorrectable. And also, if there are two or more code error bits, the status could be uncorrectable or ECC code error.

Publication Release Date: Jun. 18, 2010



# **ECC4 Correction Status (ECC4ST)**

Register	Address	R/W	Description	Reset Value
ECC4ST	0xB000_D114	R	ECC4 Correction Status	0x0000_0000

				.///	ANY CA			
31	30	29	28	27	26	25	24	
Reserved				F4_ECNT		F4_S	STAT	
23	22	21	20	19	18	17	16	
	Reserved			F3_ECNT			F3_STAT	
15	14	13	12	11	10	9	8	
	Reserved		F2_ECNT			F2_STAT		
7	6	5	4	3	2	1	0	
Reserved				F1_ECNT		F1_9	STAT	

Bits	Descriptions	
		Error Count of ECC-Field 4
[28:26]	F4_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when $\bf F4\_STAT$ equals to $0x01$ , the value in this field is meaningful. The value could be $0x1 \sim 0x4$ ; it means one error to four errors. The error address will be put at ECC4F4A1 and ECC4F4A2.
		ECC4 Status of ECC-Field 4
	A	This field contains the ECC4 correction status of ECC-field 4 (for page size 2048+64B).
[25:24]	F4_STAT	00 = No error.
	Sec. 6	01 = Correctable error.
	O Tr	10 = Uncorrectable error.
	(C)	Error Count of ECC-Field 3
[20:18]	F3_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when ${\bf F3\_STAT}$ equals to 0x01, the value in this field is meaningful. The value could be 0x1 $\sim$ 0x4; it means one error to four errors. The error address will be put at ECC4F3A1 and ECC4F3A2.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		ECC4 Status of ECC-Field 3
[47,46]		This field contains the ECC4 correction status of ECC-field 3 (for page size 2048+64B).
[17:16]	F3_STAT	00 = No error.
		01 = Correctable error.
		10 = Uncorrectable error.
		Error Count of ECC-Field 2
[12:10]	F2_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when $F2\_STAT$ equals to $0x01$ , the value in this field is meaningful. The value could be $0x1 \sim 0x4$ ; it means one error to four errors. The error address will be put at ECC4F2A1 and ECC4F2A2.
	F2_STAT	ECC4 Status of ECC-Field 2
		This field contains the ECC4 correction status of ECC-field 2 (for page size 2048+64B).
[9:8]		00 = No error.
		01 = Correctable error.
		10 = Uncorrectable error.
1000		Error Count of ECC-Field 1
[4:2]	F1_ECNT	This field contains the error counts after ECC4 correct calculation. For this ECC4 core, it can correct up to 4 errors in a single field. Only when ${\bf F1\_STAT}$ equals to 0x01, the value in this field is meaningful. The value could be 0x1 $\sim$ 0x4; it means one error to four errors. The error address will be put at ECC4F1A1 and ECC4F1A2.
	O X X	ECC4 Status of ECC-Field 1
	S. A.	This field contains the ECC4 correction status of ECC-field 1 (for page size 512+16B and 2048+64B).
[1:0]	F1_STAT	00 = No error.
	8	01 = Correctable error.
	~?	10 = Uncorrectable error.

Publication Release Date: Jun. 18, 2010



## ECC4 Field 1 Error Address 1 (ECC4F1A1)

Register	Address	R/W	Description	Reset Value
ECC4F1A1	0xB000_D118	R	ECC4 Field 1 Error Address 1	0x0000_0000

					THE PERSON			
31	30	29	28	27	26	25	24	
			Reserved			200	F1_ADDR 2	
23	22	21	20	19	18	17	16	
			F1_A	DDR2		357 6	0) 5	
15	14	13	12	11	10	9	8	
	Reserved							
7	6	5	4	3	2	1	0	
	F1_ADDR1							

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 1
[24:16]	F1_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D [15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 1
[8:0]	F1_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D [7:0] for correcting this error.

Publication Release Date: Jun. 18, 2010



## ECC4 Field 1 Error Address 2 (ECC4F1A2)

Registe	r	Address	R/W	Description	Reset Value
ECC4F1	12	0xB000_D11C	R	ECC4 Field 1 Error Address 2	0x0000_0000

					N. A. M. W.			
31	30	29	28	27	26	25	24	
			Reserved				F1_ADDR 4	
23	22	21	20	19	18	17	16	
	F1_ADDR4							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	F1_ADDR3							

Bits	Descriptions				
		ECC4 Error Address 4 of ECC-Field 1			
[24:16] <b>F1_ADDR4</b>		This field contains a 9-bit ECC4 error address 4 of ECC-field 1 (for page siz 512+16B and 2048+64B). If it is a correctable error, software can read th error data at ECC4F1D [31:24] for correcting this error.			
		ECC4 Error Address 3 of ECC-Field 1			
[8:0]	F1_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read the error data at ECC4F1D [23:16] for correcting this error.			

Publication Release Date: Jun. 18, 2010



# ECC4 Field 1 Error Data (ECC4F1D)

Register	Address	R/W	Description	Reset Value
ECC4F1D	0xB000_D120	R	ECC4 Field 1 Error Data	0x0000_0000

					7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7				
31	30	29	28	27	26	25	24		
F1_DATA4									
23	22	21	20	19	18	17	16		
F1_DATA3									
15	14	13	12	11	10	9	8		
F1_DATA2									
7	6	5	4	3	2	1	0		
	F1_DATA1						TO		

Bits	Descriptions	
		ECC4 Error Data 4 of ECC-Field 1
[31:24]	F1_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F1_ADDR4; the result will be the correct data.
33.		ECC4 Error Data 3 of ECC-Field 1
[23:16]	F1_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F1_ADDR3; the result will be the correct data.
100	a Y.x	ECC4 Error Data 2 of ECC-Field 1
[15:8]	F1_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F1_ADDR2; the result will be the correct data.
	12/20	ECC4 Error Data 1 of ECC-Field 1
[7:0]	F1_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 1 (for page size 512+16B and 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F1_ADDR1; the result will be the correct data.

Publication Release Date: Jun. 18, 2010



## ECC4 Field 2 Error Address 1 (ECC4F2A1)

Register	Address	R/W	Description	Reset Value
ECC4F2A1	0xB000_D124	R	ECC4 Field 2 Error Address 1	0x0000_0000

					No A Mar			
31	30	29	28	27	26	25	24	
			Reserved				F2_ADDR 2	
23	22	21	20	19	18	17	16	
			F2_A	DDR2		300	2)5	
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	F2_ADDR1							

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 2
[24:16]	F2_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D [15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 2
[8:0]	F2_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D [7:0] for correcting this error.

Publication Release Date: Jun. 18, 2010



## ECC4 Field 2 Error Address 2 (ECC4F2A2)

Register	Address	R/W	Description	Reset Value
ECC4F2A2	0xB000_D128	R	ECC4 Field 2 Error Address 2	0x0000_0000

					12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
31	30	29	28	27	26	25	24	
			Reserved				F2_ADDR 4	
23	22	21	20	19	18	17	16	
	F2_ADDR4							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	F2_ADDR3							

Bits	Descriptions	
		ECC4 Error Address 4 of ECC-Field 2
[24:16] <b>F2_ADDR4</b>		This field contains a 9-bit ECC4 error address 4 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D [31:24] for correcting this error.
		ECC4 Error Address 3 of ECC-Field 2
[8:0]	F2_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F2D [23:16] for correcting this error.

Publication Release Date: Jun. 18, 2010



# ECC4 Field 2 Error Data (ECC4F2D)

Register	Address	R/W	Description	Reset Value
ECC4F2D	0xB000_D12C	R	ECC4 Field 2 Error Data	0x0000_0000

				.//	NO KING				
31	30	29	28	27	26	25	24		
F2_DATA4									
23	22	21	20	19	18	17	16		
F2_DATA3									
15	14	13	12	11	10	9	8		
			F2_0	DATA2		600	(0)		
7	6	5	4	3	2	1	0		
	F2_DATA1						27		

Bits	Descriptions	
		ECC4 Error Data 4 of ECC-Field 2
[31:24]	F2_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F2_ADDR4; the result will be the correct data.
32		ECC4 Error Data 3 of ECC-Field 2
[23:16] <b>F2_DATA3</b>	F2_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F2_ADDR3; the result will be the correct data.
180	a Y.x	ECC4 Error Data 2 of ECC-Field 2
[15:8]	F2_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F2_ADDR2; the result will be the correct data.
	12/3	ECC4 Error Data 1 of ECC-Field 2
[7:0]	F2_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 2 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F2_ADDR1; the result will be the correct data.

370

Publication Release Date: Jun. 18, 2010 Revision: A4



## ECC4 Field 3 Error Address 1 (ECC4F3A1)

Register	Address	R/W	Description	Reset Value
ECC4F3A1	0xB000_D130	R	ECC4 Field 3 Error Address 1	0x0000_0000

					N. A. M. W.			
31	30	29	28	27	26	25	24	
			Reserved				F3_ADDR 2	
23	22	21	20	19	18	17	16	
			F3_A	DDR2		302 (	2)5	
15	14	13	12	11	10	9	8	
Reserved							F3_ADDR 1	
7	6	5	4	3	2	1	0	
	F3_ADDR1							

Bits	Descriptions	
		ECC4 Error Address 2 of ECC-Field 3
[24:16] <b>F3_ADDR2</b>		This field contains a 9-bit ECC4 error address 2 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D [15:8] for correcting this error.
		ECC4 Error Address 1 of ECC-Field 3
[8:0]	F3_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D [7:0] for correcting this error.

Publication Release Date: Jun. 18, 2010



## ECC4 Field 3 Error Address 2 (ECC4F3A2)

Register	Address	R/W	Description	Reset Value
ECC4F3A2	0xB000_D134	R	ECC4 Field 3 Error Address 2	0x0000_0000

					12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
31	30	29	28	27	26	25	24	
			Reserved				F3_ADDR 4	
23	22	21	20	19	18	17	16	
	F3_ADDR4							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	F3_ADDR3							

Bits	Descriptions	
		ECC4 Error Address 4 of ECC-Field 3
[24:16] <b>F3_ADDR4</b>		This field contains a 9-bit ECC4 error address 4 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D [31:24] for correcting this error.
		ECC4 Error Address 3 of ECC-Field 3
[8:0]	F3_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F3D [23:16] for correcting this error.

Publication Release Date: Jun. 18, 2010 Revision: A4



# ECC4 Field 3 Error Data (ECC4F3D)

Register	Address	R/W	Description	Reset Value
ECC4F3D	0xB000_D138	R	ECC4 Field 3 Error Data	0x0000_0000

					AN A LANG				
31	30	29	28	27	26	25	24		
F3_DATA4									
23	22	21	20	19	18	17	16		
F3_DATA3									
15	14	13	12	11	10	9	8		
			F3_0	DATA2		600	(0)		
7	6	5	4	3	2	1	0		
	F3_DATA1						ST.		

Bits	Descriptions					
		ECC4 Error Data 4 of ECC-Field 3				
[31:24] <b>F3_DATA</b>		This field contains an 8-bit ECC4 error data 4 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F3_ADDR4; the result will be the correct data.				
		ECC4 Error Data 3 of ECC-Field 3				
[23:16]	F3_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F3_ADDR3; the result will be the correct data.				
180	, X	ECC4 Error Data 2 of ECC-Field 3				
[15:8]	F3_DATA2	This field contains an 8-bit ECC4 error data 2 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F3_ADDR2; the result will be the correct data.				
	F3_DATA1	ECC4 Error Data 1 of ECC-Field 3				
[7:0]		This field contains an 8-bit ECC4 error data 1 of ECC-field 3 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F3_ADDR1; the result will be the correct data.				

Publication Release Date: Jun. 18, 2010 Revision: A4



## ECC4 Field 4 Error Address 1 (ECC4F4A1)

Register	Address	R/W	Description	Reset Value
ECC4F4A1	0xB000_D13C	R	ECC4 Field 4 Error Address 1	0x0000_0000

					17-67 7-685					
31	30	29	28	27	26	25	24			
			Reserved				F4_ADDR 2			
23	22	21	20	19	18	17	16			
	F4_ADDR2									
15	14	13	12	11	10	9	8			
Reserved							F4_ADDR 1			
7	6	5	4	3	2	1	0			
F4_ADDR1							24			

Bits	Descriptions				
		ECC4 Error Address 2 of ECC-Field 4			
[24:16]	F4_ADDR2	This field contains a 9-bit ECC4 error address 2 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D [15:8] for correcting this error.			
		ECC4 Error Address 1 of ECC-Field 4			
[8:0]	F4_ADDR1	This field contains a 9-bit ECC4 error address 1 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D [7:0] for correcting this error.			

Publication Release Date: Jun. 18, 2010



## ECC4 Field 4 Error Address 2 (ECC4F4A2)

Register	Address	R/W	Description	Reset Value
ECC4F4A2	0xB000_D140	R	ECC4 Field 4 Error Address 2	0x0000_0000

					12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
31	30	29	28	27	26	25	24		
Reserved						200	F4_ADDR 4		
23	22	21	20	19	18	17	16		
	F4_ADDR4								
15	14	13	12	11	10	9	8		
Reserved									
7	6	5	4	3	2	1	0		
	F4_ADDR3								

Bits	Descriptions				
		ECC4 Error Address 4 of ECC-Field 4			
[24:16]	F4_ADDR4	This field contains a 9-bit ECC4 error address 4 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data a ECC4F4D [31:24] for correcting this error.			
		ECC4 Error Address 3 of ECC-Field 4			
[8:0]	F4_ADDR3	This field contains a 9-bit ECC4 error address 3 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read the error data at ECC4F4D [23:16] for correcting this error.			

375

Publication Release Date: Jun. 18, 2010



# ECC4 Field 4 Error Data (ECC4F4D)

Register	Address	R/W	Description	Reset Value
ECC4F4D	0xB000_D144	R	ECC4 Field 4 Error Data	0x0000_0000

					De La Land				
31	30	29	28	27	26	25	24		
F4_DATA4									
23	22	21	20	19	18	17	16		
F4_DATA3									
15	14	13	12	11	10	9	8		
F4_DATA2									
7	6	5	4	3	2	1	0		
F4_DATA1							ST.		

Bits	Descriptions					
		ECC4 Error Data 4 of ECC-Field 4				
[31:24]	F4_DATA4	This field contains an 8-bit ECC4 error data 4 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR4; the result will be the correct data.				
, Cl2.		ECC4 Error Data 3 of ECC-Field 4				
[23:16]	F4_DATA3	This field contains an 8-bit ECC4 error data 3 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR3; the result will be the correct data.				
180	F4_DATA2	ECC4 Error Data 2 of ECC-Field 4				
[15:8]		This field contains an 8-bit ECC4 error data 2 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR2; the result will be the correct data.				
	12/20	ECC4 Error Data 1 of ECC-Field 4				
[7:0]	F4_DATA1	This field contains an 8-bit ECC4 error data 1 of ECC-field 4 (for page size 2048+64B). If it is a correctable error, software can read out the error data in this field and doing bitwise XOR with received data locating at address F4_ADDR1; the result will be the correct data.				

Publication Release Date: Jun. 18, 2010 Revision: A4



### 7.10LCD Display Interface Controller (LCM)

The main purpose of Display Controller is used to display the image data to LCD device or connect with external TV-encoder. The input data format of the display controller can be packet YUV422, packet RGB444, packet RGB565, and packet RGB666. The OSD (On Screen Display) function supports packet YUV422 and 8/16 direct-color mode. The LCD controller supports both sync-type and MPU-type LCD Module. This LCD Controller is a bus master and can transfer display data from system memory (SDRAM) without CPU intervention.

#### **Features**

- Input data format
  - ♦ YUV422, YUV444
  - ◆ RGB444, RGB565, RGB666
- Output format
  - ◆ YUV422, YUV444
  - ♦ RGB444, RGB565, RGB666
- Display size: Maximum size 1024x600
- Image resize
  - ♦ Horizontal up-scaling 1~8X in fractional steps
  - ♦ Vertical up-scaling 1~8X in fractional steps
- Convert RGB565, YUV422 display data to RGB444, RGB565, RGB666
- Convert full range YUV to CCIR601
- Windowing support for three OSD graphic or text overlay
- Support CCIR-656 (with header), CCIR-601(with hsync and vsync ) 8/16-bit YUV data output format to connect with external TV encoder
- Support both sync-type and MPU-type LCM (with v-sync or not)
- Support the 8/9/16/18-bit data output to connect with 80/68 series MPU type LCM module
- Convert YUV422, YUV444, RGB565, YUV444, display data to RGB444, RGB565, RGB666, YUV422, YUV444

The LCD Controller includes the following main functions:

Image post-processing

Publication Release Date: Jun. 18, 2010



- Display & overlay control
- Image output control
- Hardware cursor control

#### 7.10.1 LCD Controller Function Description

#### 7.10.1.1 VPOST Processor

The Display Engine is used to scale-up the image for display. The image can be arbitrarily up-scaled to full-screen size in horizontal and vertical direction by programming the scaling-factor registers *VA\_SCALE*. Similarly, the OSD function also supports up-scaling in horizontal and vertical direction. But it only supports 2X and 4X up-scaling.

#### 7.10.1.2 Display & Overlay Control

The Display Control unit includes timing controller and overlay controller. The timing controller generates the required horizontal and vertical timing for display device. The display timing is defined in the control registers, CRTC\_SIZE~CRTC\_VR and OSD\_WINS~OSD\_WINE. The following figure specifies the registers definition.

#### 7.10.1.3 Digital Display Output Control

Various digital image output modes are supported:

- (1) 8-bit/16-bit YUV output for external TV-encoder;
- (2) 8-bit RGB output for sync-based TFT-LCD device;
- (3) 8-bit/16-bit/18-bit RGB output for high-color sync-based TFT-LCD device;
- (4) 8-bit/9-bit/16-bit/18-bit RGB output for MPU-interfaced LCD device.

The display device is defined in register *DEVICE\_CTRL* [DEVICE]. The data bus 8-bit/16-bit or 9-bit/18-bit is selected by *DEVICE\_CTRL* [DBWORD]. For the MPU-interfaced LCD, 68-series and 80-series MPU interface are supported. The display color formats can be 4096 (RGB444), 65536 (RGB565), and 262144 (RGB666) colors both in 8-bit and 16-bit or 9-bit and 18-bit data bus modes. The related control signals for MPU-interfaced LCD are defined in register *DEVICE\_CTRL*. In addition, the image source color format can be YUV or RGB by setting register *DCCS* [VA\_SRC].

#### 7.10.1.4 Display Pin Assignment

Pad name	VD [17:0]	HSYNC	VSYNC	VDEN	VICLK	VOCLK
Sync mode	LCD data bus(O)	HSYNC(O)	VSYNC(O)	Data enable(O)	Clock in (I)	Clock out (O)
MPU80	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	Non used	Chip select(CS) (O)
MPU80+VSync	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	Vsync (O)	Chip select(CS) (O)

378

Publication Release Date: Jun. 18, 2010



MPU80+FMARK	LCD data bus(I/O)	Write (WR) (O)	Read (RD) (O)	MPU-LCD (RS) (O)	FMARK (I)	Chip select(CS) (O)
MPU68	LCD data bus(I/O)	Read/Write (RW) (O)	Enable (EN) (O)	MPU-LCD (RS) (O)	Non used	Chip select(CS) (O)
MPU68+VSync	LCD data bus(I/O)	Read/Write (RW) (O)	Enable (EN) (O)	MPU-LCD (RS) (O)	Vsync (O)	Chip select(CS) (O)
MPU68+FMARK	LCD data bus(I/O)	Read/Write (RW) (O)	Enable (EN) (O)	MPU-LCD (RS) (O)	FMARK (I)	Chip select(CS) (O)

### 7.10.2 LCD Controller Register Map

### **Control and Status Registers**

Register	Offset	R/W	Description	Reset Value
(LCM_BA = 0xBC	000_8000 )		250	
DCCS	0xB000_8000	R/W	Display Controller Control/Status Register	0x0000_0000
DEVICE_CTRL	0xB000_8004	R/W	Display Output Device Control Register	0x0000_00E0
MPULCD_CMD	0xB000_8008	R/W	MPU-Interface LCD Write Command	0x0000_0000
INT_CS	0xB000_800C	R/W	Interrupt Control/Status Register	0x0000_0000
CRTC_SIZE	0xB000_8010	R/W	CRTC Display Size Control Register	0x0000_0000
CRTC_DEND	0xB000_8014	R/W	CRTC Display Enable End	0x0000_0000
CRTC_HR	0xB000_8018	R/W	CRTC Internal Horizontal Retrace Control Register	0x0000_0000
CRTC_HSYNC	0xB000_801C	R/W	CRTC Horizontal Sync Control Register	0x0000_0000
CRTC_VR	0xB000_8020	R/W	CRTC Internal Vertical Retrace Control Reg.	0x0000_0000
VA_BADDRO	0xB000_8024	R/W	Image Stream Frame Buffer-0 Starting Address.	0x0000_0000
VA_BADDR1	0xB000_8028	R/W	Image Stream Frame Buffer-1 Starting Address.	0x0000_0000
VA_FBCTRL	0xB000_802C	R/W	Image Stream Frame Buffer Control Register	0x0000_0000
VA_SCALE	0xB000_8030	R/W	Image Stream Scaling Control Register	0x0000_0000
VA_WIN	0xB000_8038	R/W	Image Stream Active Window Coordinates	0x0001_07FF
VA_STUFF	0xB000_803C	R/W	Image Stream Stuff Pixel	0x0000_0000
OSD_WINS	0xB000_8040	R/W	OSD Window Starting Coordinates	0x0000_0000

379

Publication Release Date: Jun. 18, 2010



			- A	
OSD_WINE	0xB000_8044	R/W	OSD Window Ending Coordinates	0x0000_0000
OSD_BADDR	0xB000_8048	R/W	OSD Stream Frame Buffer Starting Address	0x0000_0000
OSD_FBCTRL	0xB000_804C	R/W	OSD Stream Frame Buffer Control Register	0x0000_0000
OSD_OVERLAY	0xB000_8050	R/W	OSD Overlay Control Register	0x0000_0000
OSD_CKEY	0xB000_8054	R/W	OSD Overlay Color-Key Pattern Register	0x0000_0000
OSD_CMASK	0xB000_8058	R/W	OSD Overlay Color-Key Mask Register	0x0000_0000
OSD_SKIP1	0xB000_805C	R/W	OSD Window Skip1 Register	0x0000_0000
OSD_SKIP2	0xB000_8060	R/W	OSD Window Skip2 Register	0x0000_0000
OSD_SCALE	0xB000_8064	R/W	OSD horizontal up scaling control register	0x0000_0000
MPU_VSYNC	0xB000_8068	R/W	MPU Vsync control register	0x0000_0000
HC_CTRL	0xB000_806C	R/W	Hardware cursor control Register	0x0000_0000
HC_POS	0xB000_8070	R/W	Hardware cursor tip point position on va picture	0x0000_0000
HC_WBCTRL	0xB000_8074	R/W	Hardware Cursor Window Buffer Control Register	0x0000_0000
HC_BADDR	0xB000_8078	R/W	Hardware cursor memory base address register	0x0000_0000
HC_COLORO	0xB000_807C	R/W	Hardware cursor color ram register mapped to bpp = 0	0x0000_0000
HC_COLOR1	0xB000_8080	R/W	Hardware cursor color ram register mapped to bpp = 1	0x0000_0000
HC_COLOR2	0xB000_8084	R/W	Hardware cursor color ram register mapped to bpp = 2	0x0000_0000
HC_COLOR3	0xB000_8088	R/W	Hardware cursor color ram register mapped to bpp = 3	0x0000_0000
			380 Publication Release Dat	e: Jun. 18, 2010 Revision: A4



### 7.10.3 LCD Controller Register

# **Display Controller Control/Status Register (DCCS)**

The register includes Display-Output-Control, Stream-Control and Display-Image-Source-Format-Control registers.

Register	Address	R/W	Description	Reset Value
DCCS	0xB000_8000	R/W	Display Controller Control and Status Register	0x0000_0000

11.776 2.73							
31	30	29	28	27	26	25	24
Reserved		LACE_F	VSYNC	HACT	VACT	DISP_ON	Reserved
23	22	21	20	19	18	17	16
	Reserved			OSD_HUP		OSD_VUP	
15	14	13	12	11	10	9	8
ITU_EN	ITU_EN OSD_SRC			Reserved		VA_SRC	
7	6	5	4	3	2	1	0
SINGLE	FIELD_INTR	CMD_ON	DISP_INT_EN	DISP_OUT_EN	OSD_EN	VA_EN	ENG_RST

Bits	Descriptions	
[29]	LACE_F	Interlace Mode Display Field Status (Read-Only)  0 = Current displayed field is even field  1 = Current displayed field is odd field
[28]	VSYNC	Internal Vertical Sync Status (Read Only)  When DEVICE_CTRL[V_POL] = 1 (high active)  0 = Display operation is not within vertical sync period  1 = Display operation is within vertical sync period  When DEVICE_CTRL[V_POL] = 0 (low active)  0 = Display operation is within vertical sync period  1 = Display operation is not within vertical sync period

381

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[27]	НАСТ	Display Horizontal Line (Read Only)  0 = Display Controller is not operating for horizontal line display  1 = Display Controller is operating for horizontal line display
[26]	VACT	Display Image Frame (Read Only)  0 = Display Controller is not operating for Image frame display  1 = Display Controller is operating for Image frame display
[25]	DISP_ON	Display Controller Active(Read Only)  0 = Display Controller is active  1 = Display Controller is off
[19:18]	OSD_HUP	OSD Stream Horizontal Up-Scaling  00 = Original  01 = 2X  10 = Reserved  11 = Reserved
[17:16]	OSD_VUP	OSD Stream Vertical Up-scaling $00 = 1X$ $01 = 2X$ $10 = 4X$ $11 = Reserved$
[15]	ITU_EN	ITU656 format header encode: when DEVICE_CTRL[DEVICE] = 000 and DEVICE_CTRL[DBWORD] = 0  0 = Disable  1 = Enable
[14:12]	OSD_SRC	OSD Stream Source Color Format  000 = YUV422  001 = YCBCR422  010 = Reserved  011 = RGB666  100 = RGB565  101 = RGB444 Low: {4'h0,R,G,B}  111 = RGB444 High: {R,G,B,4'h0}  110 = RGB332

382

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[10:8]	VA_SRC	Image Stream Source Color Format 000 = YUV422 001 = YCBCR422 010 = Reserved 011 = RGB666 100 = RGB565 101 = RGB444 Low: {4'h0,R,G,B} 111 = RGB444 High: {R,G,B,4'h0} 110 = Reserved
[7]	SINGLE	Display Single Frame Mode  0 = Display continuous Image frame  1 = Display single picture frame, the Display Controller will stop operating after finishing display one frame.
[6]	FIELD_INTR	Interrupt Mode Control  0 = Interrupt signal responses at each frame display complete  1 = Interrupt signal responses at each field display complete  Note: The setting for this is only meaningful when the display mode is operated at interlaced mode.
[5]	CMD_ON	Command Mode  0 = Normal Image display mode  1 = Turn-on command mode for sending LCD command or parameter data
[4]	DISP_INT_EN	Display controller interrupt output enable  0 = Disable  1 = Enable
[3]	DISP_OUT_E N	Display-relative Output Pins Tri-state Mode  0 = Output disabled, output pins in tri-state mode (default)  1 = Display output enable, normal mode
[2]	OSD_EN	OSD Data Fetch Control 0 = Disable 1 = Enable



Bits	Descriptions	
[1]	VA_EN	Image 0 = Disable 1 = Enable
[0]	ENG_RST	Display Engine Reset (except Display Control Registers)  0: Disable, normal operation  1: Reset the Display Engine, but the value of the display control registers keep no change



## Display Device Control Register (DEVICE\_CTRL)

The type of external output device is controlled by this register.

Register	Address	R/W	Description	Reset Value
DEVICE_CTR L	0xB000_8004	R/W	Display Controller Control and Status Register	0x0000_00E0

31	30	29	28	27	26	25	24
CMD_LO W	CM16t18	CMD16	DE_POL	MCU68	DBWORD	RGB_	SCALE
23	22	21	20	19	18	17	16
LACE	VR_LACE	V_POL	H_POL	FAL_D	LCD_ODD	SEL_ODD	YUV2CCI R
15	14	13	12	11	10	9	8
			LCD_	DDA			
7	6	5	4	3	2	1	0
	DEVICE		RGB_	SHIFT	SWAP_	_YCbCr	Reserved

Bits	Descriptions	
- Shr		Command Low
[31]	CMD_LOW	0 = Output pin RS = 1: command data, 0: display/parameter data
n A		1 = Output pin RS = 0: command data, 1: display/parameter data
	水.	Command Mapping From 16-bit to 18-bit or 8-bit to 9-bit data bus
* (2)	, W	Used for 18-bit/9-bit RGB666 MPU-Interfaced LCD device mode.
1		0 = For 18-bit data bus mode,
	Children Control	$Data[17:0] = \{Command[15:8], 1'b0, Command[7:0], 1'b0\};$
[30]	CM16t18	For 9-bit data bus mode,
		Data $[8:0] = \{Command[7:0], 1'b0\};$
		1 = For 18-bit data bus mode,
	96	Data[17:0] = {2'b00, Command[15:0]};
	· · ·	For 9-bit data bus mode,
	-	Data[8:0] = $\{1'b0, Command[7:0]\};$

Publication Release Date: Jun. 18, 2010



Bits	Descriptions			
[29]	CMD16	Command Data 16-bit Mode  0 = The command data is 8-bit  1 = The command data is 16-bit  Note: The 16-bit command mode is only valid when DEVICE_CTRL  [DBWORD] is active.		
[28]	DE_POL/ IM_262K (Share bit)	Active Polarity of Display Output Enable for Sync-Type LCM  0 = Active high  1 = Active low  Interface Mode Selection for 262K MPU-Interface LCM  0 = 9/18 bit data bus  1 = 8/16 bit data bus		
[27]	MPU68	MPU Interface Selection  0 = 80-series MPU interface  1 = 68-series MPU interface		



Bits	Descriptions		
Bits [26]	Descriptions	Digital LCD Data Bus Width Selection  (Data bus width is equal to WORD length):  0 = bus width is equal to half-word, two bus transactions are required for single pixel  1 = bus width is equal to word, one bus transaction is required for single pixel  For YUV422 output mode:  0 = Data bus is 8-bits  1 = Data bus is 16-bits  For 256/4096/65536 colors mode:  0 = Data bus is 8-bits  1 = Data bus is 16-bits  For 262144 colors mode:  0 = Data bus is 8/9-bits  1 = Data bus is 16/18-bits  For 1677721 colors mode:  This bit should be set to 0.	
		<pre>0 = Data bus is 8/9-bits 1 = Data bus is 16/18-bits For 1677721 colors mode: This bit should be set to 0. 0 = Data bus is 8-bits - 3 cycles per pixel at DEVICE[SWAP_YCbCr[1]] = 0</pre>	
老人		4 cycles per pixel at DEVICE[SWAP_YCbCr[1] ] = 1	
[25:24]	RGB_SCALE	RGB Color Type  00 = 4096 colors mode  01 = 65536 colors mode  10 = 262144 colors mode  11 = 16777216 colors mode	
[23]	LACE	Display Data Output Mode  0 = Non-interlace  1 = Interlace	
[22]	VR_LACE	Sync (Horizontal and Vertical Sync) Interlace  0 = Non-interlace  1 = Interlace	

387

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[21]	V_POL	V_POL (Vertical Polarity)  0 = Low Active  1 = High Active
[20]	H_POL	H_POL (Horizontal Polarity)  0 = Low Active  1 = High Active
[19]	FAL_D	FAL_D  0 = Falling Latch Out  1 = Rising Latch Out
[18:17]	[LCD_ODD: SEL_ODD]	Control LCD Line Data Out  00 = First line data is RGB, second line data is GBR  01 = First line data is BGR, second line data is RBG  10 = First line data is GBR, second line data is RGB  11 = First line data is RBG, second line data is BGR
[16]	YUV2CCIR	1 = Convert full range YUV to CCIR601 0 = No operation
[15:8]	LCD_DDA	Generate LCD Clock Frequency for TFT-LCD Panel  Note: Only for DEBICE_CTRL[DEVICE] "100" and "110"  Set LCD_DDA = 0 will disable DDA operation.



Bits	Descriptions	
[7:5]	DEVICE	DEVICE Setting  000 = Packed YUV422  001 = Packed YUV444  100 = Sync-based TFT-LCD (UNIPAC)  101 = Sync-based TFT-LCD (SEIKO EPSON)  110 = Sync-based High-color TFT-LCD (RGB565/RGB666)  111 = MPU-Interfaced LCD (RGB332/RGB444/RGB565/RGB666)(default)  Notes:  1. Device "000" is supported both in 8-bit and 16-bit data bus.  2. Device "110" is supported both in 16-bit and 18-bit. The 16-bit and 18-bit data bus is selected by DEVICE_CTRL [RGB_SCALE].  3. Device "111" is supported in 8-bit, 9-bit, 16-bit, and 18-bit data bus.  4. The 8-bit/16-bit or 9-bit/18-bit data bus is selected by the combination of DEVICE_CTRL[DBWORD], DEVICE_CTRL[RGB_SCALE] and DEVICE_CTRL[DE_POL]



Bits	Descriptions	
		RGB Data Output Shift for Sync-type LCD Panel
		When DEBICE_CTRL[DEVICE] = 100, 101
		00 = Not Shift
		01 = Shift One Cycle
		10 = Shift 2 Cycle
		11 = Not Defined
		RGB Data Output Arrangement for 262K MPU-Interface LCM
		When DEBICE_CTRL[DEVICE] = 111, and 16-bit data bus mode (*denote don't care bit)
		00 = RRRRRGGGGGBBBB, ********BB
	RGB_SHIFT/	01 = ***********RR, RRRRGGGGGBBBBBB
[4:3]	DM_262K	10 = RRRRR**GGGGGG**, *******BBBBBB**
	(Share bit)	11 = RRRRRR**GGGGGG**, BBBBBB******
1963		When DEBICE_CTRL[DEVICE] = 111, and 8-bit data bus mode
		*0 = RRRRRR**, GGGGGG**, BBBBBB**
2		*1 = RRRRRGG, GGGGBBBB, *****BB
	Ale:	ITU656 format select
W.	2 147	When DEVICE_CTRL[DEVICE] = 000, DCCS[ITU_EN]==1 and 8-bit data bus mode
	C. A.	01 = NTSC
	(D) D)	10 = PAL

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[2-1]	SWAP_YcbCr (share_bit DEVICE_CTRL[DEV ICE] = 000)	YUV Data Output Swap (for Packed YUV mode)  When DEVICE_CTRL[DEVICE] = 000  00 = UYVY  01 = YUYV  10 = VYUY  11 = YVYU
[2]	SWAP_YcbCr[1]( share_bit DEVICE_CTRL[DEV ICE] = 100)	Delay control: make the cycle of reading data from FIFO to be delay one cycles per two pixel so the output rate is 1.5 cycles per pixel .When DEVICE_CTRL[DEVICE] = 100, 8-bit data bus , DEVICE_CTRL [SWAP_YcbCr[0]] = 0, and DEVICE [DBWORD] = 1(Pixel data read from FIFO is 1 cycle per pixel),  => Unipac sub-sampling one component from each RGB pixel  0 = 1/3 sub-sampling, per pixel is sub-sampling a component  Seq: R0G1B2, R3G4B5 output 1 cycles per pixel  For 960x240 panel, (source are expand from 320x240 to 960x240)  1= 1/2 sub-sampling, even pixel is sub sampled two components and odd pixel is sub sampled one components  Seq: R0G0B1,R2G3B3,R4G4B5 output 1.5 cycles per pixel  For 480x240 (source is 320x240)
[1]	SWAP_YcbCr[0]( share_bit DEVICE_CTRL[DEV ICE] = 100)	Read cycles per pixel control: When DEVICE_CTRL[DEVICE] = 100, 8-bit data bus, DEVICE[DBWORD] = 0, and DEVICE_CTRL [SWAP_YcbCr[1]] = 0,  0 = Pixel data read from FIFO is 2 cycles per pixel,  Seq: R0G0B1,R1G2B2,R3G3B,4R4 2 cycles per pixel  For 640 x240 panel (source 320x240)  1 = Pixel data read from FIFO is 3 cycles per pixel,  Seq: R0G0B0,R1G1B1,R2G2B2,R3G3B3 3 cycles per pixel  For 960x240 panel, (source is 320x240)

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[2]	SWAP_YCbCr[1] (share_bit DEVICE_CTRL[DE VICE] = 110)	RGB_Dumy format (for Sync-based High-color TFT-LCD -interfaced LCD) When DEVICE_CTRL[DEVICE] = 110, 8-bit data bus & 16M-color mode, DEVICE [DBWORD] = 0, SWAP_YCbCr[0] = x  0 = RGB - output 8bit data in the sequence of "R0G0B0R1G1B1", 3 cycles per pixel  1 = RGBX- output 8bit data in the sequence of "R0G0B0XR1G1B1X", 4 cycles per pixel
[1]	SWAP_YCbCr[0] (share_bit DEVICE_CTRL[DE VICE] = 110)	RGB Data Output Swap (for 65536-color LCD & 262144-color LCD)  When <b>DEVICE_CTRL[DEVICE]</b> = <b>110</b> , 8-bit data bus & 65536-color, 9-bit data bus & 256K-color mode and <b>SWAP_YCbCr[1]</b> = <b>0</b> 0 = the high-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly; the msb 9-bit of 18-bit RGB666 pixel data is output first, the LSB 9-bit data is output secondly  1 = the low-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly;  the LSB 9-bit of 18-bit RGB666 pixel data is output first, the msb 9-bit data is output secondly
[2]	SWAP_YCbCr[1] (share_bit DEVICE_CTRL[DE VICE] = 111)	RGB Data Output Swap (for MPU-interfaced LCD) When <b>DEVICE_CTRL[DEVICE]</b> = <b>111</b> , 16-bit data bus & 4096-color mode  0 = Data format of DDATA[15:0] is {R,G,B,4'h0} in 4096-color mode  1 = Data format of DDATA[15:0] is {4'h0,R,G,B} in 4096-color mode
[1]	SWAP_YCbCr[0] (share_bit DEVICE_CTRL[DE VICE] = 111)	RGB Data Output Swap (for 65536-color LCD & 262144-color LCD)  When <b>DEVICE_CTRL[DEVICE]</b> = <b>111</b> , 8-bit data bus & 65536-color, 9-bit data bus & 256K-color mode  0 = the high-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly; the msb 9-bit of 18-bit RGB666 pixel data is output first, the LSB 9-bit data is output secondly  1 = the low-byte of 16-bit RGB565 pixel data is output first, the low-byte data is output secondly;  the LSB 9-bit of 18-bit RGB666 pixel data is output first, the msb 9-bit data is output secondly



Data bus arrangement for different pixel and bus for MPU-Interface LCM

Gray Scale Selection (RGB_SCALE)	Bus Interface Mode(DBWORD, IM_262K)	SWAP_YCbCr	Data Mode for 262K panels (DM_262K)	Data bus arrangement  ("*" denote don't care bit )	Note
12 bits/pixel (00)	8 bits	**	**	RRRRGGGG BBBBRRRR GGGGBBBB	3xfer/2pixels
	16 bits	0*	**	RRRRGGGGBBBB****	1xfer/1pixel
	16 bits	1*	**	****RRRRGGGGBBBB	1xfer/1pixel
16 bits/pixel (01)	8 bits	*0	**	RRRRGGG GGGBBBBB	2xfer/1pixel
	8 bits	*1	**	GGGBBBBB RRRRGGG	2xfer/1pixel
	16 bits	**	**	RRRRGGGGGBBBBB	1xfer/1pixel
18 bits/pixel (10)	8 bits	**	*0	RRRRRR** GGGGGG** BBBBBB**	3xfer/1pixel
		**	*1	RRRRRGG GGGBBBB *****BB	3xfer/1pixel
老	9 bits	*0	**	RRRRRGGG GGGBBBBBB	2xfer/1pixel
	9 bits	*1	**	GGGBBBBBB RRRRRGGG	2xfer/1pixel
	16 bits	**	00	RRRRRGGGGGBBBB ******BB	2xfer/1pixel
116	de	**	01	**************************************	2xfer/1pixel
	W. Cr	**	10	RRRRRR**GGGGGG** ******BBBBBB**	2xfer/1pixel
	700 m	**	11	RRRRRR**GGGGGG** BBBBBB******	2xfer/1pixel
	18 bits	10 O	**	RRRRRGGGGGBBBBB B	1xfer/1pixel

393

Publication Release Date: Jun. 18, 2010



Data bus arrangement for different pixel for Unipac - Interface LCM at 16 M colors and 8bits data bus

Gray Scale Selection	Bus Interface Mode (DBWORD)	SWAP_YCbCr	Control LCD Line Data Out [LCD_ODD : SEL_ODD]	Data bus arrange  ("*" denote do bit)  First line(odd line	n't care	Data bus arrangement  ("*" denote don't care bit)  second line(even line)		Note
24 bits/pixel	1	00	00	RRRRRRRO 0) GGGGGGGG1 1) BBBBBBBBB2 2)	(pixel (pixel	GGGGGGGGO 0) BBBBBBBBB1 1) RRRRRRRR2 2)	(pixel (pixel	1xfer/ 1pixel
	1	00	01	BBBBBBBBO 0) GGGGGGGG1 1) RRRRRRRR2 2)	(pixel (pixel	RRRRRRRO 0) BBBBBBBB1 1) GGGGGGGG2 2)	(pixel (pixel	1xfer/ 1pixel
	1	00	10	GGGGGGGO 0) BBBBBBBBB1 1) RRRRRRRR2 2)	(pixel (pixel	RRRRRRRO 0) GGGGGGGG1 1) BBBBBBBBB2 2)	(pixel (pixel	1xfer/ 1pixel
OF THE REAL PROPERTY.	1	00	11	RRRRRRRO 0) BBBBBBBB1 1) GGGGGGGG2 2)	(pixel (pixel	BBBBBBBBO 0) GGGGGGGG1 1) RRRRRRRR2 2)	(pixel (pixel	1xfer/ 1pixel
		10	00	RRRRRRRO 0) GGGGGGGG 0) BBBBBBBBB 2)	(pixel (pixel	GGGGGGGGO 0) BBBBBBBBBO 0) RRRRRRRR1 1)	(pixel (pixel	1.5xfer / 1pixel

Publication Release Date: Jun. 18, 2010



1	10	01	BBBBBBBB 0)	(pixel	RRRRRRRO 0)	(pixel	1.5xfer / 1pixel
			GGGGGGGG 0)	(pixel	BBBBBBBB0 0)	(pixel	
			RRRRRRRR1 1)	(pixel		(pixel RRRR2	
			BBBBBBBB2 2)	(pixel	(pixel 2) BBBBBBBB2	(pixel	
			GGGGGGG2 2)	(pixel	2) GGGGGGGG3	(pixel	
			RRRRRRRR3 3)	(pixel	3)		
1	10	10	GGGGGGGO 0)	(pixel	RRRRRRRO 0)	(pixel	1.5xfer / 1pixel
			BBBBBBBBB 0)	(pixel	GGGGGGGG 0)	(pixel	3
			RRRRRRRR1 1)	(pixel	BBBBBBBB1 1)	(pixel	
1	10	11	RRRRRRRR 0)	(pixel	BBBBBBBB0 0)	(pixel	1.5xfer / 1pixel
			BBBBBBBBB 0)	(pixel	GGGGGGGO 0)	(pixel	
			GGGGGGGG1 1)	(pixel	RRRRRRRR1 1)	(pixel	
0	00	00	RRRRRRRR 0)	(pixel	GGGGGGGO 0)	(pixel	2xfer/ 1pixel
			GGGGGGGG 0)	(pixel	BBBBBBBB0 0)	(pixel	
N. All			BBBBBBBBB1 1)	(pixel	RRRRRRRR1 1)	(pixel	
0	00	01	BBBBBBBB 0)	(pixel	RRRRRRRRO 0)	(pixel	2xfer/ 1pixel
-//	200		GGGGGGGO 0)	(pixel	BBBBBBBB0 0)	(pixel	
	RAL		RRRRRRRR1 1)	(pixel	GGGGGGGG1 1)	(pixel	



0	00	10	GGGGGGGO 0)	(pixel	RRRRRRRR 0)	(pixel	2xfer/ 1pixel
			BBBBBBBBB 0)	(pixel	GGGGGGGO 0)	(pixel	
			RRRRRRRR1 1)	(pixel	BBBBBBBB1 1)	(pixel	
0	00	11	RRRRRRRRO 0)	(pixel	BBBBBBBBO O)	(pixel	2xfer/ 1pixel
			BBBBBBBBB 0)	(pixel	GGGGGGGO 0)	(pixel	
			GGGGGGGG1 1)	(pixel	RRRRRRRR1 1)	(pixel	
0	01	00	RRRRRRRRO 0)	(pixel	GGGGGGGO 0)	(pixel	3xfer/ 1pixel
			GGGGGGGO 0)	(pixel	BBBBBBBB0 0)	(pixel	3
			BBBBBBBB 0)	(pixel	RRRRRRRRO 0)	(pixel	
0	01	01	BBBBBBBB 0)	(pixel	RRRRRRRRO 0)	(pixel	3xfer/ 1pixel
			GGGGGGGO 0)	(pixel	BBBBBBBB 0)	(pixel	
			RRRRRRRRO 0)	(pixel	GGGGGGGG 0)	(pixel	
0	01	10	GGGGGGGO 0)	(pixel	RRRRRRRRO 0)	(pixel	3xfer/ 1pixel
			BBBBBBBB 0)	(pixel	GGGGGGGG 0)	(pixel	
水			RRRRRRRRO 0)	(pixel	BBBBBBBB0 0)	(pixel	
0	01	11	RRRRRRRRO 0)	(pixel	BBBBBBBBO O)	(pixel	3xfer/ 1pixel
37	200		BBBBBBBB 0)	(pixel	GGGGGGGG 0)	(pixel	
	R. SI	2	GGGGGGGO 0)	(pixel	RRRRRRRRO 0)	(pixel	
	62	(0)					



Data bus arrangement for different pixel for TFT High colors device - Interface LCM at 16 M colors and 8bits data bus

Gray Scale Selection	Interface Line Data Out		Line Data Out [LCD_ODD :	Data bus arrangement  ("*" denote don't care bit)	Note
24 bits data bus	1	00	**	RRRRRRRGGGGGGGBBBBBBBBBBBBBBBBBBBBBBBB	1xfer/ 1pixel
8 bits data bus			**	BBBBBBBB (pixel 0) GGGGGGGO (pixel 0) RRRRRRRO (pixel 0) BBBBBBBBB (pixel 1) GGGGGGGG (pixel 1) RRRRRRRR (pixel 1)	3xfer/ 1pixel
	0	10	**	BBBBBBBB (pixel 0) GGGGGGGO (pixel 0) RRRRRRRO (pixel 0) ******** (pixel 0) BBBBBBBB (pixel 1) GGGGGGGG1 (pixel 1) RRRRRRRR (pixel 1) ******** (pixel 1)	4xfer/ 1pixel
18				*******1 (pixel 1)	





Data bus arrangement for different pixel for TFT High colors device - Interface LCM at 16 M colors and 8bits data bus

Gray Scale Selection	Bus Interface Mode (DBWORD)	SWAP_YCbCr	Control LCD Line Data Out [LCD_ODD : SEL_ODD]	Data bus arrangement  ("*" denote don't care bit)	Note
8 bits data bus	0	10	**	BBBBBBBB (pixel 0) GGGGGGGG (pixel 0) RRRRRRRR (pixel 0) BBBBBBBBB (pixel 1) GGGGGGGG (pixel 1) RRRRRRR (pixel 1) BBBBBBBB (pixel 0) GGGGGGGG (pixel 0) RRRRRRR (pixel 0) RRRRRRR (pixel 0) ******** (pixel 0) BBBBBBBBB (pixel 0)	3xfer/1pixel  4xfer/1pixel
				GGGGGGGG1 (pixel 1) RRRRRRRR1 (pixel 1) ******1 (pixel 1)	



Publication Release Date: Jun. 18, 2010



#### MPU-Interfaced LCD Write Command Register (MPULCD\_CMD)

When DEVICE = 111, a 16-bit value represents MPU-interfaced LCD command/parameter data. For 8-bit data bus or 16-bit data bus with 8-bit command mode, the MPULCD\_CMD [15:8] is discarded. When writing data to this register (MPULCD\_CMD[7:0]), Display Controller will switch to command mode and write this data to LCM if DCCS[CMD\_ON] is enabled and Display Controller is not outputting display data. You can read DCCS [HACT] and DCCS [VACT] to get display status.

Register Address		R/W	Description	Reset Value
MPULCD_CM D	0xB000_8008	R/W	MPU-Interface LCD Write Command	0x0000_0000

31	30	29	28	27	26	25	24		
CMD_BUS Y	WR_RS	READ			Reserved		0		
23	22	21	20	19	18	17	16		
		Rese	rved			MPULCD_CMD[17:16]			
15	14	13	12	11	10	9	8		
			MPULCD_C	MD[15:8]					
7	6	5	4	3	2	1	0		
	MPULCD_CMD[7:0]								

Bits	Descriptions				
100		Command Interface is Busy			
[31]	CMD_BUSY	0 = Command interface is ready for next command			
	3P	1 = Command interface is busy for writing/reading pending command			
AND.	70	Write/Read RS Setting			
[30] <b>WR_R</b>	WR_RS	0 = Output pin RS = 0 when sending command/parameter via MPULCD_CMD			
	30 12 -	$1 = \text{Output pin RS} = 1$ when sending command/parameter via MPULCD_CMD			
	(C)	Read Status or Data			
	50	0 = Write command/parameter LCM			
[30]	READ	1 = Read status/data from LCM			
	~2	Note: Data will be stored in MPULCD_CMD[17:0], when CMD_BUSY is inactive after read operation			
[17:16]	MPULCD_CMD	MPU-interfaced LCD read data (READ ONLY)			

Publication Release Date: Jun. 18, 2010 Revision: A4



[15:0]	MPULCD_CMD	MPU-interfaced LCD command/parameter data, read data
--------	------------	--

Publication Release Date: Jun. 18, 2010



#### Interrupt Control/Status Register (INT\_CS)

Interrupts are the communication method for Display Controller-initiated communication with the Display Controller Driver. There are several events that may trigger an interrupt from the Display Controller. Each specific event sets a specific bit in the  $INT\_CS$  register. The Display Controller requests an interrupt when all three of the following conditions are met:

- The **DISP\_INT\_EN** bit in *DCCS* is set to '1'.
- A status bit in INT\_CS is set to '1'.
- The corresponding enable bit in INT\_CS for the Status bit is set to '1'.

Register	Address R/W		Description	Reset Value
INT_CS	0xB000_800C	R/W	Interrupt Control/Status Register	0x0000_0000

31	30	29	28	27	26	25	24
DISP_F_INT	DISP_F_STATUS	UNDERRUN_INT	BUS_ERROR_INT	Reserved			
23	22	21	20	19	18	17	16
			Reserved				
15	14	13	12	11	10	9	8
			Reserved				
7	7 6 5		4	3	2	1	0
Also.		UNDERRUN_EN	DISP_F_EN				

Bits	Descriptions	
[31]	DISP_F_INT	Frame Display Complete Interrupt Status, (Write-Clear) When write "1" value on the bit, the interrupt will be cleared. (This status bit can be internally written no matter DISP_F_EN is enable or not)
[30]	DISP_F_STATUS	Frame Display Complete Internal Status (2), (Write-Clear) When write "1" value on the bit, it will be cleared.  (This status bit can be internally written only if DISP_F_EN is enable) Note: The interrupt status can be programmed for indicating frame displayed complete or field displayed complete by DCCS [FIELD_INTR].

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[29]	UNDERRUN_INT	FIFO under-run Interrupt Status (Write-Clear) When write "1" value on the bit, the interrupt will be cleared.
[28]	BUS_ERROR_INT	Bus Error Interrupt (Write-Clear) When DMA bus master receive an error response from slaves, this bit will be set. When write "1" value on the bit, the interrupt will be cleared. Note: This interrupt is always enabled
[1]	UNDERRUN_EN	FIFO under-run Interrupt Enable 0 = Disable 1 = Enable
[0]	DISP_F_EN	Frame Display Complete Interrupt Enable  0 = Disable  1 = Enable



#### CRTC Display Size Register (CRTC\_SIZE)

This register controls the display size. It includes Horizontal-Total (HTT) and Vertical-Total (VTT) registers. The value of HTT specifies the total number of pixels in the CRTC horizontal scan line interval including retrace time. And the value of VTT specifies the total number of scan line for each field (frame), including the retrace time.

Register	Address	R/W	Description	Reset Value
CRTC_SIZE	0xB000_8010	R/W	CRTC Display Size	0x0000_0000

						741 1751		
31	30	29	28	27	26	25	24	
Reserved						VTT[10:8]		
23	22	21	20	19	18	17	16	
			VTT	[7:0]		U	27	
15	14	13	12	11	10	9	8	
		Reserved				HTT[10:8]		
7	6	5	4	3	2	1	0	
HTT[7:0]								

Bits	Descriptions	
[26:16]	VTT[10:0]	CRTC Vertical Total Scan Lines  An 11-bits value specifies the total number of scan line for each field, including the retrace time
[10:0]	HTT[10:0]	CRTC Horizontal Total Pixels  An 11-bits value specifies the total number of pixels in the CRTC horizontal scan line interval including the retrace time

Publication Release Date: Jun. 18, 2010



#### **CRTC Display Enable End Register (CRTC\_DEND)**

This register controls the actual display size of the output device. It includes HDEND and VDEND registers. The value of HDEND specifies the total number of displayed pixels for a scan line. And the value of VDEND specifies the total number of displayed scan line for each field (frame).

Register	Address R/W		Address R/W Description	
CRTC_DEND	0xB000_8014	R/W	CRTC Display Enable End	0x0000_0000

31	30	29	28	27	26	25	24
Reserved						/DEND[10:8	
23	22	21	20	19	18	17	16
			VDEN	D[7:0]		183	3
15	14	13	12	11	10	9	8
Reserved HDI						IDEND[10:8	]
7	6	5	4	3	2	1	0
HDEND[7:0]							

Bits	Descriptions	
[26:16]	VDEND[10:0]	CRTC Vertical Display Enable End  An 11-bits value specifies the total number of displayed scan line for each field.
[10:0]	HDND[10:0]	CRTC Horizontal Display Enable End An 11-bits value specifies the total number of displayed pixels for scan line.

404

Publication Release Date: Jun. 18, 2010



#### CRTC Internal Horizontal Retrace Timing Register (CRTC\_HR)

The internal horizontal retrace timing can be controlled by properly setting the values of retrace starting (HRS) and ending (HRE) registers included in this register. The values are programmed in number of pixels.

Register	Address	R/W	Description	Reset Value
CRTC_HR	0xB000_8018	R/W	CRTC Internal Horizontal Retrace Timing	0x0000_0000

31	30	29	28	27	26	25	24
		HRE[10:8]					
23	22	21	20	19	18	17	16
			HRE	[7:0]		183	3
15	14	13	12	11	10	9	8
		Reserved				HRS[10:8]	
7	6	5	4	3	2	1	0
	HRS[7:0]						

Bits	Descriptions	
[26:16]	HRE[10:0]	CRTC Internal Horizontal Retrace End Low  An 11-bits value programmed in pixels, at which the Internal Horizontal Retrace becomes inactive
man de	k.	CRTC Internal Horizontal Retrace Start Timing
[10:0]	HRS[10:0]	An 11-bits value programmed in pixels, at which the Internal Horizontal Retrace becomes active
		405 Publication Release Date: Jun. 18, 2010 Revision: A4



#### **CRTC Horizontal Sync Timing Register (CRTC\_HSYNC)**

The horizontal sync timing can be controlled by properly setting the values of starting (HSYNC\_S) and ending (HSYNC\_E) registers included in this register. The values are programmed in numbers of pixel.

Register	Address	R/W	Description	Reset Value
CRTC_HSYNC	0xB000_801C	R/W	CRTC Horizontal Sync Timing	0x0000_0000

31	30	29	28	27	26	25	24
HSYNC_SH	HIFT [1:0]		Reserved		H	SYNC_E[10:	8]
23	22	21	20	19	18	17	16
			HSYNC	_E[7:0]		(11)	(0)
15	14	13	12	11	10	9	8
		Reserved			H:	SYNC_S[10:	8]
7	6	5	4	3	2	1	0
	HSYNC_S[7:0]						

Bits	Descriptions
DILO	Descriptions



Publication Release Date: Jun. 18, 2010



based Unipac-LCD  When DEVICE_CTRL[DEVICE] = 100,8-bit data bus, DEVICE[DBW0 0, and DEVICE_CTRL[SWAP_YcbCr[1]]=0,  If DEVICE_CTRL[SWAP_YcbCr[0]]= 0, it means that 2 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in -LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 2: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 2: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 0: DEVICE_CTRL[DEVICE] = 110  DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBW0 0, If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In the process of the proce	De	Descriptions	
0, and DEVICE_CTRL[SWAP_YcbCr[1]]=0,  If DEVICE_CTRL[SWAP_YcbCr[0]]=0, it means that 2 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in -LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 2: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 2: hsync will left move 3 pclk cycle  HSYNC_SHIFT = 0: hsync will left move 3 pclk cycle  If DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0, 0, 1 pclk cycle			Hsync signal adjustment for multi-cycles per pixel mode of Sync- based Unipac-LCD
hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in -LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0: hsync will not move  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 2: hsync will left move 2 pclk cycle  HSYNC_SHIFT = 0: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 0: hsync will left move 1 pclk cycle pclice_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 1: hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.			When DEVICE_CTRL[DEVICE] = 100,8-bit data bus, DEVICE[DBWORD]= 0, and DEVICE_CTRL[SWAP_YcbCr[1]]=0,
HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 1 : hsync will left move 2 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC _SHIFT = 1 : hsync will left move 2 pclk cycle  When			If DEVICE_CTRL[SWAP_YcbCr[0]] = 0, it means that 2 cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in -LCD with 8 bits data bus mode.
If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0 : hsync will not move  HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 3 pclk cycle  HSYNC _SHIFT = 1 : hsync will left move 4 pclk cycle  HSYNC _SHIFT = 0 : hsync will left move 6 pclk cycle  If DEVICE_CTRL[RGB_SCALE] = 3(16M-color mode) and DEVICE[DBWC 0, 0, 0, 0]  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC _SHIFT = 0 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 1 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			HSYNC_SHIFT = 0 : hsync will not move
hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.  RGB_SHIFT = 0 : hsync will not move  HSYNC_SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC_SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC_SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 3 pclk cycle  HSYNC_SHIFT = 1: hsync will left move 4 pclk cycle  HSYNC_SHIFT = 0: hsync will left move 6 pclk cycle  DEVICE_CTRL[RGB_SCALE] = 3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0 : hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1 : hsync will left move 1 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register air function in High-color TFT-LCD with 8 bits data bus mode.			HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
HSYNC_SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC_SHIFT = 2 : hsync will left move 2 pclk cycle  HSYNC_SHIFT  [1:0]  HSYNC_SHIFT  [1:0]  Hsync signal adjustment for multi-cycles per pixel mode of based High-color TFT-LCD  When DEVICE_CTRL[DEVICE] = 110  DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0 : hsync will left move 1 pclk cycle  HSYNC_SHIFT = 1 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			If DEVICE_CTRL[SWAP_YcbCr[0]] = 1, it means that 3 cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
HSYNC_SHIFT  [1:0]  HSYNC_SHIFT  [1:0]  Hsync signal adjustment for multi-cycles per pixel mode of based High-color TFT-LCD  When DEVICE_CTRL[DEVICE] = 110 DEVICE_CTRL[RGB_SCALE] = 3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0 : hsync will left move 1 pclk cycle HSYNC_SHIFT = 2 : hsync will left move 2 pclk cycle If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			RGB_SHIFT = 0 : hsync will not move
HSYNC_SHIFT [1:0]  Hsync signal adjustment for multi-cycles per pixel mode of based High-color TFT-LCD  When DEVICE_CTRL[DEVICE] = 110 DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC_SHIFT = 0 : hsync will left move 1 pclk cycle  HSYNC_SHIFT = 2 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
[31-30]  [1:0]    based High-color TFT-LCD			HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
[31-30]  [1:0]    based High-color TFT-LCD			
DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWC 0,  If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC _SHIFT = 0 : hsync will not move  HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.	01 I	<del>_</del>	Hsync signal adjustment for multi-cycles per pixel mode of Sync-based High-color TFT-LCD
hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.  HSYNC _SHIFT = 0 : hsync will not move  HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			DEVICE_CTRL[RGB_SCALE]=3(16M-color mode) and DEVICE[DBWORD]=
HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle  HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.			If DEVICE_CTRL[SWAP_YcbCr[1]] = 0, it means that 3 cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle  If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.	20 70		HSYNC _SHIFT = 0 : hsync will not move
If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pix hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.	100		HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
hsync's hrs would move three cycles if hrs added or subtracted 1.In to adjust hsync signal in pclk unit, RGB_SHIFT shared register aid function in High-color TFT-LCD with 8 bits data bus mode.	10		HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
HSYNC _SHIFT = 0 : hsync will not move	-6		If DEVICE_CTRL[SWAP_YcbCr[1]] = 1, it means that 4 cycles per pixel, so hsync's hrs would move three cycles if hrs added or subtracted 1.In order to adjust hsync signal in pclk unit, RGB_SHIFT shared register aids this function in High-color TFT-LCD with 8 bits data bus mode.
			HSYNC _SHIFT = 0 : hsync will not move
HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle			HSYNC _SHIFT = 1 : hsync will left move 1 pclk cycle
HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle			HSYNC _SHIFT = 2 : hsync will left move 2 pclk cycle
HSYNC _SHIFT = 3 : hsync will left move 3 pclk cycle			HSYNC _SHIFT = 3 : hsync will left move 3 pclk cycle



Bits	Descriptions	
[26:16]	HSYNC_E[10:0]	CRTC Horizontal Sync End Timing  An 11-bits value programmed in pixels, at which the Horizontal Sync Signal becomes inactive
[10:0]	HSYNC_S[10:0]	CRTC Horizontal Sync Start Timing  An 11-bits value programmed in pixels, at which the Horizontal Sync signal becomes active

408



#### CRTC Internal Vertical Retrace Timing Register (CRTC\_VR)

The vertical retrace timing can be controlled by properly setting the values of starting (VRS) and ending (VRE) registers included in this register. The values are programmed in numbers of scan-line.

Register	Address	R/W	Description	Reset Value
CRTC_VR	0xB000_8020	R/W	CRTC Internal Vertical Retrace Timing	0x0000_0000

					75.5	- 11	
31	30	29	28	27	26	25	24
Reserved					VRE[10:8]		
23	22	21	20	19	18	17	16
			VRE	[7:0]		(II)	700
15	14	13	12	11	10	9	8
		Reserved			VRS[10:8]		
7	6	5	4	3	2	1	0
VRS[7:0]							

Bits	Descriptions	
[26:16]	VRE[10:0]	CRTC Vertical Internal Retrace End Low  An 11-bits value is programmed in number of scan line, at which the internal vertical retrace becomes inactive.
[10:0]	VRS[10:0]	CRTC Vertical Internal Retrace Start Timing  An 11-bits value is programmed in number of scan line, at which the internal vertical retrace becomes active

Publication Release Date: Jun. 18, 2010 Revision: A4



#### Image Stream Frame Buffer-0 Starting Address (VA\_BADDR0)

The value of this register represents the starting memory address of the frame buffer-0 for Image data stream.

Register	Address	R/W	Description	Reset Value
VA_BADDR0	0xB000_8024	R/W	Image Stream Frame Buffer-0 Starting Address	0x0000_0000

					1.07.7		
31	30	29	28	27	26	25	24
	VA_BADDR0[31:24]						
23	22	21	20	19	18	17	16
			VA_BADD	R0[23:16]		(11)	0
15	14	13	12	11	10	9	8
			VA_BADD	R0[15:8]		35	9
7	6	5	4	3	2	1	0
VA_BADDR0[7:0]							

Bits	Descriptions	
[31:0]	VA_BADDR0[31:0]	Starting memory address of the frame buffer-0 for Image data stream The value of this register represents the starting memory address of the frame buffer-0 for Image data stream.

Publication Release Date: Jun. 18, 2010



## Image Stream Frame Buffer-1 Starting Address (VA\_BADDR1)

The value of this register represents the starting memory address of the frame buffer-1 for Image data stream.

Register	Address	R/W	Description	Reset Value
VA_BADDR1	0xB000_8028	R/W	Image Stream Frame Buffer-1 Starting Address	0x0000_0000

					1.07.7		
31	30	29	28	27	26	25	24
	VA_BADDR1[31:24]						
23	22	21	20	19	18	17	16
			VA_BADD	R1[23:16]		(11)	0
15	14	13	12	11	10	9	8
			VA_BADD	R1[15:8]		33	9
7	6	5	4	3	2	1	0
VA_BADDR1[7:0]							

Bits	Descriptions	
[31:0]	VA_BADDR1[31:0]	Starting memory address of the frame buffer-1 for Image data stream The value of this register represents the starting memory address of the frame buffer-1 for Image data stream.

Publication Release Date: Jun. 18, 2010



#### Image Stream Frame Buffer Control Register (VA\_FBCTRL)

The information contained in this register is used to efficiently control the frame buffer operation. The VA\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The VA\_FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching. The data buffer FIFO is divided into two or four regions depending on the value of the IO\_REGION\_HALF. If IO\_REGION\_HALF is not asserted, there are four regions of 8 words each. If IO\_REGION\_HALF is asserted, there are two regions of 16 words each. The size of the region affects the AHB burst transfer size. There are two pointers into the FIFO: one for the display engine data and one for the AHB data. These pointers are maintained in the Data Buffer Control module. When the pointers are not in the same region, an AHB burst cycle is issued to read or write the data in the region pointed to by the AHB pointer.

Register	Address	R/W	Description	Reset Value
VA_FBCTRL	0xB000_802C	R/W	Image Stream Frame Buffer Control	0x0000_0000

31	30	29	28	27	26	25	24
DB_EN	START_BUF	FIELD_DUAL	IO_REGION_HALF	Reserved	V	A_FF[10:8	3]
23	22	21	20	19	18	17	16
	VA_FF[7:0]						
15	14	13	12	11	10	9	8
	Reserved VA_STRIDE[10:8					0:8]	
7	6	5	4	3	2	1	0
يثاند	VA_STRIDE[7:0]						

Bits	Descriptions	
	老	Dual Buffer Switch Enable
	the Last	0 = Dual buffer switch disable, Always fetch data from address which START_BUF indicated
[31] DI	DB_EN	1 = Dual buffer switch enable. Switch starting address between VA_BADDR0 and VA_BADDR1 at each frame/field starts (controlled by FIELD_DUAL). The first display frame/field address is controlled by START_BUF.
		Starting Buffer of Dual-buffer
[30]	START_BUF	0 = Starting fetch data from VA_BADDR0
	\(\frac{1}{2}\)	1 = Starting fetch data from VA_BADDR1

412

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[29]	FIELD_DUAL	Dual-buffer Switch Control  0 = Switch dual-buffer before each frame starts  1 = Switch dual-buffer before each field starts
[28]	IO_REGION_HALF	Data Buffer Region Size  0 = 8 words/region  1 = 16 words/region  Note: Both VA and OSD FIFO are controlled by this bit.
[26:16]	VA_FF[10:0]	Image Stream Fetch Finish  An 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of Image data stream.
[10:0]	VA_STRIDE[10:0]	Image Stream Frame Buffer Stride  An 11-bits value specifies the word offset of memory address of vertically adjacent line for Image stream.



## Image Stream Scaling Control Register (VA\_SCALE)

This register control the Image up-scaling factors, both horizontal and vertical up-scaling ratios are ranging from 1.0 to 7.99999 in fractional steps. There are two modes of horizontal up-scaling, interpolation and duplication, which can be controlled by setting XCOPY.

Register	Address	R/W	Description	Reset Value
VA_SCALE	0xB000_8030	R/W	CRTC Display Size	0x0000_0000

31	30	29	28	27	26	25	24		
Reserved				VA_SCALE_V[12:8]					
23	22	21	20	19	18	17	16		
			VA_SCAL	.E_V[7:0]		J.	37 (2)		
15	14	13	12	11	10	9	8		
	Reserved			VA_SCALE_H[12:8]					
7	6	5	4	3	2	1	0		
	VA_SCALE_H[7:0]								

Bits	Descriptions	
[28:16]	VA_SCALE_V[12:0]	Image Vertical Scaling Control  A 13-bits value specifies the vertical scaling factor of 1.0~7.99999.  Bits 12-10 specify the integral part and bits 9-0 specifies the decimal part of the scaling factor.
[15]	ХСОРҮ	Image Stream Horizontal Up-scaling Mode  0 = Interpolation  1 = Duplication
[12:0]	VA_SCALE_H[12:0]	Image Horizontal Scaling Control  A 13-bits value specifies the horizontal scaling factor of $1.0 \sim 7.99999$ . Bit 12-10 specifies the integral part and bits 9-0 specifies the decimal part of the scaling factor.

Publication Release Date: Jun. 18, 2010



## Image Stream Active Window Coordinates (VA\_WIN)

This pair of registers (VA\_WYS, VA\_WYE) specifies the area which Image stream will occupy in the screen. It is called Active window for Vide Stream. The pixels outside the active window will be filled with the color specified by VA\_STUFF. When the value of VA\_WYE is greater than CRTC\_DEND [VDEN], the Active window will be actually ended at CRTC\_DEND [VDEN],

Register	Address	R/W	Description	Reset Value	
VA_WIN	0xB000_8038	R/W	Image Stream Active Window Coordinates	0x0001_07FF	

					7.70	741 1751		
31	30	29	28	27	26	25	24	
Reserved					VA_WYS[10:8]			
23	22	21	20	19	18	17	16	
			VA_W	/S[7:0]		0	27	
15	14	13	12	11	10	9	8	
		Reserved			VA_WYE [10:8]			
7	6	5	4	3	2	1	0	
	VA_WYE[7:0]							

Bits	Descriptions	
[26:16]	VA_WYS[10:0]	VA Active Window Y-Start  An 11-bit s value specifies the vertical starting scan line of the Active VA window
[10:0]	VA_WYE[10:0]	VA Active Window Y-End An 11-bit value specifies the last vertical scan line of the Active VA window.

Publication Release Date: Jun. 18, 2010



## Image Stream Stuff Register (VA\_STUFF)

A 24-bit value specifies stuff pattern for non-active window area in Image Stream.

Register	Address	R/W	Description Reset Value	е
VA_STUFF	0xB000_8054	R/W	Image Stream Stuff Pixel for non-active 0x0000_000 area	0

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	VA_STUFF[23:16]								
15	14	13	12	11	10	9	8		
			VA_STU	F [15:8]			5		
7	6	5	4	3	2	1	0		
	VA_STUFF [7:0]								

Bits	Descriptions	
[23:16]	VA_STUFF [23:16]	The 8 higher-order bits are used for Y or R component according to the source color format
[15:8]	VA_STUFF [15:8]	The 8 middle-order bits are used for U or G component according to the source color format
[7:0]	VA_STUFF [7:0]	The 8 lower-order bits are used for V or B component according to the source color format

Publication Release Date: Jun. 18, 2010



#### **OSD Window Starting Coordinates Register (OSD\_WINS)**

The starting coordinates of the OSD window is specified in this register. Two values form the coordinates; they are the horizontal starting pixel (OSD\_WXS) and the vertical starting scan line (OSD\_WYS).

Register	Address	R/W	Description	Reset Value
OSD_WINS	0xB000_8040	R/W	OSD Window Starting Coordinates Timing	0x0000_0000

31	30	29	28	27	26	25	24
		Reserved			OSD_WYS[10:8]		
23	22	21	20	19	18	17	16
			OSD_W	YS[7:0]		(II)	700
15	14	13	12	11	10	9	8
		Reserved			OSD_WXS [10:8]		
7	6	5	4	3	2	1	0
OSD_WXS[7:0]							

Bits	Descriptions	
[26:16]	OSD_WYS	OSD Window Y-Start  An 11-bit s value specifies the vertical starting scan line of the OSD window
[10:0]	OSD_WXS	OSD Window X-Start  An 11-bits value specifies the horizontal starting pixel position of the OSD window.

417

Publication Release Date: Jun. 18, 2010 Revision: A4



#### **OSD Window Ending Coordinates Register (OSD\_WINE)**

The ending coordinates of the OSD window is specified in this register. Two values form the coordinates; they are the last horizontal pixel (OSD\_WXE) and the last vertical scan-line (OSD\_WYS).

Register	Address R/		Address R/W Description			
OSD_WINE	0xB000_8044	R/W	OSD Window Ending Coordinates Timing	0x0000_0000		

31	30	29	28	27	26	25	24
	Reserved	OSD_WYE[10:8]					
23	22	21	20	19	18	17	16
OSD_WYE[7:0]							
15	14	13	12	11	10	9	8
		Reserved			OSD_WXE [10:8]		
7	6	5	4	3	2	1	0
OSD_WXE[7:0]							

Bits	Descriptions	
[26:16]	OSD_WYE	OSD Window Y-End An 11-bit value specifies the last vertical scan line of the OSD window.
[10:0]	OSD_WXE	OSD Window X-End  An 11-bits value specifies the last horizontal pixel position of the OSD window.

Publication Release Date: Jun. 18, 2010



#### OSD Stream Frame Buffer Starting Address (OSD\_BADDR)

The value of this register represents the starting memory address of the frame buffer for OSD data stream.

Register	er Address I		Description	Reset Value
OSD_BADDR	0xB000_8048	R/W	OSD Stream Frame Buffer Starting Address	0x0000_0000

					3.5					
31	30	29	28	27	26	25	24			
OSD_BADDR [31:24]										
23	22	21	20	19	18	17	16			
OSD _BADDR [23:16]										
15	14	13	12	11	10	9	8			
	OSD _BADDR [15:8]									
7	6	5	4	3	2	1	0			
	OSD _BADDR [7:0]									

Bits	Descriptions	
[31:0]	OSD_BADDR	Starting memory address of the frame buffer for OSD data stream  The value of this register represents the starting memory address of the frame buffer for OSD data stream.

Publication Release Date: Jun. 18, 2010



## OSD Stream Frame Buffer Control Register (OSD\_FBCTRL)

The information contained in this register is used to efficiently control the frame buffer operation. The OSD\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The OSD\_FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching.

Register	Address	R/W	Description	Reset Value
OSD_FBCTRL	0xB000_804C	R/W	OSD Stream Frame Buffer Control	0x0000_0000

31	30	29	28	27	26	25	24		
		Reserved	OSD_FF[10:8]						
23	22	21	20	19	18	17	16		
	OSD_FF[7:0]								
15	14	13	12	11	10	9	8		
		Reserved			OSD _STRIDE[10:8]				
7	6	5	4	3	2	1	0		
OSD _STRIDE[7:0]									

Bits	Descriptions	
[26:16]	OSD_FF	OSD Stream Fetch Finish  An 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of OSD data stream.
[10:0]	OSD_STRIDE	OSD Stream Frame Buffer Stride  An 11-bits value specifies the word offset of memory address of vertically adjacent line for OSD stream.

420

Publication Release Date: Jun. 18, 2010



## OSD Overlay Control Register (OSD\_OVERLAY)

Setting this register can control the display effect of the overlay area. It can be periodic blanking, VA and OSD data mixing, and VA or OSD data alone.

Register	Address	R/W	Description	Reset Value
OSD_OVERLA Y	0xB000_8050	R/W	OSD Overlay Control	0x0000_0000

					2001/20				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
BLINK_VCNT[7:0]									
15	14	13	12	11	10	9	8		
Reserved						BLI_ON	CKEY_ON		
7	6	5	4	3	2	1	0		
Reserved	V	A_SYNW[2:0	0]	OCR1	[1:0]	OCRO	0[1:0]		

Bits	Descriptions	
[23:16] <b>BLINK_VCNT</b>		OSD Blinking Cycle Time.
	_	An 8 bits value specifies the OSD blinking cycle time (unit: Vsync).
4/2		OSD Blinking Control
Carlo		0 = Blinking Disable
[9]	BLI_ON	1 = Blinking Enable
The stay	龙	Note: Blinking control mode share the same color-key pattern registers with color-key control mode
16	B. Bell	OSD Color-Key Control
[8]	CKEY_ON	0 = Color-Key Disable
	90-9	1 = Color-Key Enable
	Sh	Synthesis Image Weighting
[6:4]	VA_SYNW	000 = Synthesized Image = Image; otherwise,
	-3	Synthesized Image=((Image $\times$ VA_SYNW)+(OSD $\times$ (8-VA_SYNW))) / 8

Publication Release Date: Jun. 18, 2010 Revision: A4



Bits	Descriptions						
		Image/OSD Overlay Control 1					
		When (DCCS[WIN_EN:OSD_EN]==2'b11), (OSD_OVERLAY[CKEY_ON]==1), Display region within OSD window, color-key condition match,					
[3:2]	OCR1	00 = Display Image data					
		01 = Display OSD data					
		10 = Display synthesized (Image + OSD) data					
		11 = Reserved					
		Image/OSD Overlay Control 0					
	OCRO	When (DCCS[WIN_EN:OSD_EN]==2'b11), (OSD_OVERLAY[CKEY_ON]==1), Display region within OSD window, color-key condition un-match,					
[1:0]		00 = Display Image data					
		01 = Display OSD data					
		10 = Display synthesized (Image + OSD) data					
		11 = Reserved					



## OSD Overlay Color-Key Pattern Register (OSD\_CKEY)

A 24-bit value specifies OSD color-key pattern. When 24-bit OSD data is equal to the specified pattern data, the color-key condition is matched.

Register	Address	R/W	Description	Reset Value
OSD_CKEY	0xB000_8054	R/W	OSD Overlay Color-Key Pattern	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
OSD_CKEY[23:16]										
15	14	13	12	11	10	9	8			
	OSD_CKEY[15:8]									
7	6	5	4	3	2	1	0			
	OSD_CKEY[7:0]									

Bits	Descriptions	
[23:16]	OSD_CKEY	The 8 higher-order bits are used for OSD data comparing of Y or R component according to the source color format
[15:8]	OSD_CKEY	The 8 middle-order bits are used for OSD data comparing of U or G component according to the source color format
[7:0]	OSD_CKEY	The 8 lower-order bits are used for OSD data comparing of V or B component according to the source color format

Publication Release Date: Jun. 18, 2010



## OSD Overlay Color-Key Mask Register (OSD\_CMASK)

A 24-bit value serves as the mask of OSD color-key pattern comparing. The OSD data only compare with the color-key pattern where the mask bits are set as 1.

Register	Address	R/W	Description	Reset Value
OSD_CKEY	0xB000_8058	R/W	OSD Overlay Color-Key Mask	0x0000_0000

31	30	29	28	27	26	25	24			
Reserved										
23	22	21	20	19	18	17	16			
OSD_MASK[23:16]										
15	14	13	12	11	10	9	8			
	OSD_ MASK [15:8]									
7	6	5	4	3	2	1	0			
	OSD_ MASK [7:0]									

Bits	Descriptions	
[23:16]	OSD_CMASK	The 8 higher-order bits are used for pattern mask of Y or R component according to the source color format
[15:8]	OSD_CMASK	The 8 middle-order bits are used for pattern mask of U or G component according to the source color format
[7:0]	OSD_CMASK	The 8 lower-order bits are used for pattern mask of V or B component according to the source color format



#### OSD Window Skip1 Register (OSD\_SKIP1)

This register is used to separate OSD into two sub-windows. The OSD-data fetching of lines enclosed by this skip region in OSD window is skipped. The value of starting-Y address (OSK\_SKIP1\_YS) can't be the same with OSD\_WYS. The minimum value of it is OSD\_WYS+1. In interlace mode, the minimum value of ending address (OSK\_SKIP1\_YE) is OSD\_SKIP1\_YS +1.

Register	Address	R/W	Description	Reset Value
OSD_SKIP1	0xB000_805C	R/W	OSD Window SKIP1 Y address	0x0000_0000

31	30	29	28	27	26	25	24			
		OSD_S	SKIP1_YS	[10:8]						
23	22	21	20	19	18	17	16			
	OSD_SKIP1_YS[7:0]									
15	14	13	12	11	10	9	8			
		Reserv	ed		OSD_S	SKIP1_YE	[10:8]			
7	7 6 5 4 3 2 1 0									
北	OSD_SKIP1_YE[7:0]									

Bits	Descriptions	
[26:16]	OSD_SKIP1_YS	OSD Window Skip1 Y-Start  An 11-bit value specifies the first vertical scan line of the OSD skip1 window.
[10:0]	OSD_SKIP1_YE	OSD Window X-End  An 11-bits value specifies the last vertical scan line of the OSD skip1 window.



#### OSD Window SKIP2 Register (OSD\_SKIP2)

This register is used to separate OSD into two sub-windows. The OSD-data fetching of lines enclosed by this skip region in OSD window is skipped. The value of starting-Y address (OSK\_SKIP2\_YS) can't be the same with OSD\_WYS. The minimum value of it is OSD\_WYS+1. In interlace mode, the minimum value of ending address (OSK\_SKIP2\_YE) is OSD\_SKIP2\_YS +1.

Register	Address	R/W	Description	Reset Value
OSD_SKIP2	0xB000_8060	R/W	OSD Window SKIP2 Y address	0x0000_0000

31	30	29	28	27	26	25	24			
		OSD_	SKIP2_YS	[10:8]						
23	22	21	20	19	18	17	16			
	OSD_SKIP2_YS[7:0]									
15	14	13	12	11	10	9	8			
		Reserv	ed		OSD_	SKIP2_YE	10:8]			
7	6	5	4	3	2	1	0			
OSD_SKIP2_YE[7:0]										

Bits	Descriptions	
[26:16]	OSD_SKIP2_YS	OSD Window SKIP2 Y-Start  An 11-bit value specifies the first vertical scan line of the OSD SKIP2 window.
[10:0]	OSD_SKIP2_YE	OSD Window X-End  An 11-bits value specifies the last vertical scan line of the OSD SKIP2 window.

426



## **OSD Scaling Control Register (OSD\_SCALE)**

Register	Address	R/W	Description	Reset Value
OSD_SCALE	0xB000_8064	R/W	OSD Horizontal Up-Scaling Factor	0x0000_0000

					1/20 //				
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved							22		
15	14	13	12	11	10	9	8		
	Rese	erved		OSD	_SCALE_H[1	2:8]	100		
7	6	5	4	3	2	1	0		
	OSD_SCALE_H[7:0]								

Bits D	Descriptions	
[12:0] O	OSD_SCALE_H	OSD Horizontal Up-Scaling Factor  This register control the OSD up-scaling factor, the horizontal up-scaling ratios are ranging from 1.0 to 7.99999 in fractional steps. There is only one mode of horizontal up-scaling by duplication.



## MPU Vsync Control Register (MPU\_VSYNC)

Register	Address	R/W	Description	Reset Value
MPU_VSYNC	0xB000_8068	R/W	MPU Vsync control register	0x0000_0000

This register controls the MPU Vsync output pin.

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
Reserved	Reserved MPU_VSYNC_WIDTH				MPU_VSYNC_POL	MPU_FMARK	MPU_V_EN		

Bits	Descriptions	
[6:3]	MPU_VSYNC _WIDTH	MPU Vsync pulse width:  1 ~15 scanning line  1 - 15 : 1 (default) ~ 15
[2]	MPU_VSYNC _POL	MPU_Vsync polarity , when MPU_VSYNC [MPU_FMARK] = 0 0 = Low Active (default) 1 = High Active FMARK_POL (FMARK Polarity), when MPU_VSYNC[MPU_FMARK] = 1 0 = Low Active 1 = High Active
[1]	MPU_FMARK	MPU FMARK mode:  0: vsync output – output enable will be high, vsync output from VPOST. (default)  1: vsync input – output enable will be low, VPOST receive FMARK(vsync) from mpu device
[0]	MPU_V_EN	MPU Vsync functional enable 0: disable (default) 1: enable

428

Publication Release Date: Jun. 18, 2010



## Hardware Cursor Control Register (HC\_CTRL)

Register	Address	R/W	Description	Reset Value
HC_CTRL	0xB000_806C	R/W	Hardware cursor control register	0x0000_0000

This register is used to control the modes of hardware cursor. (HC\_TIP\_X, HC\_TIP\_Y) specifies which the cursor's tip is located at on hardware cursor block.

31	30	29	28	27	26	25	24
			V	5	7		
23	22	21	20	19	18	17	16
Rese	rved			HC_TIP_Y [	5:0]		
15	14	13	12	11	10	9	8
Rese	rved			HC_TIP_X [	5:0]		
7	6	5	4	3	2	1	0
Reserved					НС	_MODE[2:	0]

Bits	Descriptions					
[26:16]	HC_TIP_Y	Y position of Hardware cursor picture's tip on hardware cursor bit map				
[10:0]	HC_TIP_X	X position of Hardware cursor picture's tip on hardware cursor bit map.				
7	10 J.	Hardware Cursor Mode setting:				
	(M) (O)	0: 32x32x2bpp – 4 color mode				
	40° 00	1: 32x32x2bpp – 3 color mode and transparency mode				
[2:0]	HC_MODE	2: 64x64x2bpp – 4 color mode				
	(2)	3: 64x64x2bpp – 3 color mode and transparency mode				
	40	4: 128x128x1bpp – 2 color mode				
		5: 128x128x1bpp – 1 color mode and transparency mode				

429



#### **HC POSITION Register (HC\_POS)**

Register	Address	R/W	Description	Reset Value
HC_POSITION	0xB000_8070	R/W	Hardware cursor tip position control register	0x0000_0000

This register is used to control the position of hardware cursor coordinate on va picture. (HC\_X, HC\_Y) can be changed dynamically at by software setting.

31	30	29	28	27	26	25	24
Reserved					HC_Y[10:8]		
23	22	21	20	19	18	17	16
	HC_Y[7:0]						
15	14	13	12	11	10	9	8
Reserved				HC_X[10:8]			
7	6	5	4	3	2	1	0
HC_X [7:0]							

Bits	Descriptions				
[31:27]	Reserve				
[26:16]	HC_Y	Y position of hardware cursor's tip on va picture			
[15:11]	Reserve				
[10:0]	HC_X	X position of hardware cursor's tip on va picture			


Hardware Cursor block width and height depend on HC\_CTRL [HC\_MODE] setting.

HC\_CTRL [HC\_MODE] = 0, 1 => hardware cursor block width = hardware cursor block height= 32

HC\_CTRL [HC\_MODE] = 2, 3 => hardware cursor block width = hardware cursor block height= 64

HC\_CTRL [HC\_MODE] = 4, 5 => hardware cursor block width = hardware cursor block height= 128

Publication Release Date: Jun. 18, 2010 Revision: A4







#### Hardware Cursor Window Buffer Control Register (HC\_WBCTRL)

Register	Address	R/W	Description	Reset Value
HC_WBCTRL	0xB000_8074	R/W	Hardware Cursor Window Buffer Control	0x0000_0000

The information contained in this register is used to efficiently control the hardware cursor window buffer operation. The HC\_STRIDE shows the word offset of memory address between two vertically adjacent lines. The VA\_FF specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching.

	•				- 1/1		
31	30	29	28	27	26	25	24
Reserved					- 9	HC_FF[10:8	
23	22	21	20	19	18	17	16
	HC_FF[7:0]						
15	14	13	12	11	10	9	8
Reserved				HC_	_STRIDE[10	D:8]	
7	6	5	4	3	2	1	0
HC_STRIDE[7:0]							

Bits	Descriptions	
[26:16]	HC_FF	Hardware cursor Fetch Finish  A 11-bits value specifies the number of WORD SDRAM access cycle for a horizontal scan line fetching of Hardware cursor window
[10:0]	HC_STRIDE	Hardware cursor Window Buffer Stride  A 11-bits value specifies the word offset of memory address of vertically adjacent line for Hardware cursor window

Publication Release Date: Jun. 18, 2010



#### **HC BADDR Register (HC\_BADDR)**

Register	Address	R/W	Description		Reset Value			
HC_BADDR	0xB000_8078	R/W	Hardware register	cursor	memory	base	address	0x0000_0000

This register is used to control the starting memory address of the frame buffer for Hardware cursor data stream.

31	30	29	28	27	26	25	24	
HC_BADDR[31:24]								
23	22	21	20	19	18	17	16	
	HC_BADDR[23:16]							
15	14	13	12	11	10	9	8	
			HC_BAD	DR[15:8]				
7	6	5	4	3	2	1	0	
	HC_BADDR[7:0]							

Bits	Descriptions							
[21,0]	LIC BADDD	Starting memo	Starting memory address of the frame buffer for Hardware cursor data stream  The value of this register represents the starting memory address of the frame buffer					
[31:0]	HC_BADDR							
			433	Publication Release Date: Jun. 18, 2010				
				Revision: A4				



# HC Color RAM 0 Register (HC\_COLOR0)

Register	Address R/W		Description	Reset Value
HC_COLOR0	0xB000_807C	I R/VV	Hardware cursor color ram register mapped to $bpp = 0$	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 0.

31	30	29	28	27	26	25	24	
	Reserved							
23	22	21	20	19	18	17	16	
	HC_COLORO_R						G.	
15	14	13	12	11	10	9	8	
			HC_COLOR	0_G				
7	6	5	4	3	2	1	0	
			HC_COLOR	0_B				

Bits	Descriptions	
[23:16]	HC_COLORO_R	Hardware cursor color 0 R
[15:8]	HC_COLORO_G	Hardware cursor color 0 G
[7:0]	HC_COLORO_B	Hardware cursor color 0 B



# HC Color RAM 1 Register (HC\_COLOR1)

Register	Address	R/W	Description	Reset Value
HC_COLOR1	0xB000_8080	I K/VV	Hardware cursor color ram register mapped to bpp = 1	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 1.

31	30	29	28	27	26	25	24	
		6000	à					
23	22	21	20	19	18	17	16	
	HC_COLOR1_R							
15	14	13	12	11	10	9	8	
			HC_CO	LOR1_G				
7	6	6 5 4 3 2 1 0						
	HC_COLOR1_B							

Bits	Descriptions	
[23:16]	HC_COLOR1_R	Hardware cursor color 1 R
[15:8]	HC_COLOR1_G	Hardware cursor color 1 G
[7:0]	HC_COLOR1_B	Hardware cursor color 1 B

435



# HC Color RAM 2 Register (HC\_COLOR2)

Register	Address R/W		Description	Reset Value
HC_COLOR2	0xB000_8084	K/VV	Hardware cursor color ram register mapped to bpp = 2	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 2.

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	HC_COLOR2_R								
15	14	13	12	11	10	9	8		
			нс_со	LOR2_G					
7	6	6 5 4 3 2 1 0							
	HC_COLOR2_B								

Bits	Descriptions	
[23:16]	HC_COLOR2_B	Hardware cursor color 2 R
[15:8]	HC_COLOR2_G	Hardware cursor color 2 G
[7:0]	HC_COLOR2_R	Hardware cursor color 2 B

Publication Release Date: Jun. 18, 2010



### HC Color RAM 3 Register (HC\_COLOR3)

Register	Address	R/W	Description	Reset Value
HC_COLOR3	0xB000_8088	R/VV	Hardware cursor color ram register mapped to bpp = 3	0x0000_0000

This register is used to control the color of hardware cursor according to bpp value 3. When transparency is enabled, this color ram will be ignored.

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	HC_COLOR3_R						
15	14	13	12	11	10	9	8
	HC_COLOR3_G						
7	6	5	4	3	2	1	О
	HC_COLOR3_B						

Bits	Descriptions	
[23:16]	HC_COLOR3_R	Hardware cursor color 3 R. When transparency is enabled, this color ram will be ignored.
[15:8]	HC_COLOR3_G	Hardware cursor color 3 G. When transparency is enabled, this color ram will be ignored.
[7:0]	HC_COLOR3_B	Hardware cursor color 3 B. When transparency is enabled, this color ram will be ignored.

437



# 7.11 Audio Controller

The audio controller consists of IIS/AC-link protocol to interface with external audio CODEC. One 8-level deep FIFO is for read path and write path, and each level has 32-bit width (16 bits for right channel and 16 bits for left channel). One DMA controller handles the data movement between FIFO and memory.


The following are the property of the DMA.

- Always 8-beat incrementing burst
- Always bus lock when 8-beat incrementing burst
- When reach middle and end address of destination address, a DMA\_IRQ is requested to CPU automatically

#### 7.11.1 IIS Interface

The 16 bits IIS and MSB-justified format are supported; the timing diagram is shown the following.

Publication Release Date: Jun. 18, 2010



The sampling rate, bit shift clock frequency could be set by the control register ACTL\_IISCON.


#### 7.11.2 AC97 Interface

The AC97 interface, called AC-link is supported. For input and output direction, each frame contains a Tag slot and 12 data slots. However, in the 12 data slots, only 4 slots are used in this chip, other 8 slots are not supported, and the control data and audio data are transferred in the 4 valid slots. Each slot contains 20 bits data.

Publication Release Date: Jun. 18, 2010



# **AC97 Interface Signal Format**



#### 7.11.3 Audio Controller Register Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value
ACTL_BA = 0xB000_9	9000			
ACTL_CON	0xB000_9000	R/W	Audio control register	0x0000_0000
ACTL_RESET	0xB000_9004	R/W	Sub block reset control register	0x0000_0000
ACTL_RDSTB	0xB000_9008	R/W	DMA destination base address register for record	0x0000_0000
ACTL_RDST_LENGTH	0xB000_900C	R/W	DMA destination length register for record	0x0000_0000
ACTL_RDSTC	0xB000_9010	R	DMA destination current address register for record	0x0000_0000
ACTL_RSR	0xB000_9014	R/W	Record status register	0x0000_0000
ACTL_PDSTB	0xB000_9018	R/W	DMA destination base address register for play	0x0000_0000
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA destination length register for play	0x0000_0000

440

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
ACTL_PDSTC	0xB000_9020	R	DMA destination current address register for play	0x0000_0000
ACTL_PSR	0xB000_9024	R/W	Play status register	0x0000_0004
ACTL_IISCON	0xB000_9028	R/W	IIS control register	0x0000_0000
ACTL_ACCON	0xB000_902C	R/W	AC-link control register	0x0000_0000
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000
ACTL_ACOS1	0xB000_9034	R/W	AC-link out slot 1	0x0000_0080
ACTL_ACOS2	0xB000_9038	R/W	AC-link out slot 2	0x0000_0000
ACTL_ACISO	0xB000_903C	R	AC-link in slot 0	0x0000_0000
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000
ACTL_ACIS2	0xB000_9044	R	AC-link in slot 2	0x0000_0000
ACTL_COUNTER	0xB000_9048	R/W	DMA counter down values	0xFFFF_FFFF



# **Audio Control Register (ACTL\_CON)**

The ACTL\_CON register control the basic operation of audio controller.

Register	Address	R/W	Description	Reset Value
ACTL_CON	0xB000_9000	R/W	Audio Control Register	0x0000_0000

31	30	29	28	27	26	25	24
Reserved							4
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved R_DMA_IRQ T_DMA_IRQ Reserv					erved	IIS_AC_PIN_SEL	
7	6	5	4	3	2	1	0
FIFO_TH	Rese	erved	IRQ_DMA_c ounter_EN	IRQ_DMA_D ATA_zero_EN	BLOCK_	_EN[1:0]	Reserved

Bits		Descriptions
		Recording DMA Interrupt Request Bit.
[12]	R_DMA_IRQ	When recording, when the DMA destination current address reach the DMA destination end address or middle address, the R_DMA_IRQ bit will be set to 1 automatically, and this bit could be cleared to 0 by CPU. The bit is hardwired to ARM as interrupt request signal with an inverter.
	7/1	The R_DMA_IRQ bit is read/write (write 1 to clear)
18	XX	Transmit DMA Interrupt Request Bit.
[11]	T_DMA_IRQ	When DMA current address reach the middle address (((ACTL_DESE - ACTL_DESB)-1)/2 + ACTL_DESB) or reach the end address ACTL_DESB, the bit T_DMA_IRQ will be set to 1, and this bit could be clear to 0 by write "1" by CPU. And the bit is hardwired to ARM as interrupt request signal with an inverter.
	306	The T_DMA_IRQ bit is read/write (write 1 to clear).

Publication Release Date: Jun. 18, 2010



Bits		Descriptions
[8]	IIS_AC_PIN_SEL	IIS or AC-link Pin Selection  If IIS_AC_PIN_SEL = 0, the pins select IIS  If IIS_AC_PIN_SEL = 1, the pins select AC-link  The IIS_AC_PIN_SEL bit is read/write
[7]	FIFO_TH	FIFO Threshold Control Bit  If FIFO_TH=0, the FIFO threshold is 8 level  If FIFO_TH=1, the FIFO threshold is 4 level  The FIFO_TH bit is read/write
[4]	IRQ_DMA_counter_EN	IRQ_DMA counter function enable Bit  If IRQ_DMA_counter_EN=0, not allowed to generation T_DMA_IRQ  If IRQ_DMA_counter_EN =1, allowed to generation T_DMA_IRQ  The IRQ_DMA_counter_EN bit is read/write
[3]	IRQ_DMA_DATA_zero_EN	IRQ_DMA_DATA zero and sign detect enable bit  If IRQ_DMA_DATA_zero_EN =0, not allowed to generation T_DMA_IRQ  If IRQ_DMA_DATA_zero_EN =1, allowed to generation T_DMA_IRQ  The IRQ_DMA_DATA_zero_EN bit is read/write
[2:1]	BLOCK_EN[1:0]	Audio Interface Type Selection  If BLOCK_EN[0]=0/1, IIS interface is disable/enable  If BLOCK_EN[1]=0/1, AC-link interface is disable/enable  The BLOCK_EN[1:0] bits are read/write



# **Sub-block Reset Control Register (ACTL\_RESET)**

The value of ACTL\_RESET register controls the reset operation in each sub block.

Register	Address	R/W	Description	Reset Value
ACTL_RESET	0xB000_9004	R/W	Sub block reset control	0x0000_0000

					701		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
	Reserved						ACTL_RESET
15	14	13	12	11	10	9	8
RECORI	RECORD_SINGLE PLAY_SINGLE				Reserved	Y	AC_RECORD
7	6	5	4	3	2	1	0
AC_PLAY	IIS_RECORD	IIS_PLAY	DMA_count er_EN	DMA_DATA _zero_EN	Reserved	AC_RESET	IIS_RESET

Bits		Descriptions				
		Audio Controller Reset Control Bit				
[16]		If ACTL_RESET = 1, the whole audio controller is reset				
[16]	ACTL_RESET	If $ACTL\_RESET = 0$ , the audio controller is normal operation				
		The ACTL_RESET bit is read/write				
Aller 18		Record Single/Dual Channel Select Bits				
NO Day	b.	If RECORD_SINGLE[1:0]=11, the record is dual channel				
	W.	If RECORD_SINGLE[1:0]=01, the record only select left channel				
[15:14]	RECORD_SINGLE	If RECORD_SINGLE[1:0]=10, the record only select right channel				
		RECORD_SINGLE[1:0]=00 is reserved				
	9, C,	Note that, when ADC is selected as record path, it only supported left channel record.				
	100 G	The PLAY_SINGLE[1:0] bits are read/write				

Publication Release Date: Jun. 18, 2010



Playback Single/Dual Channel Select Bits   If PLAY_SINGLE   If PLAY_SINGLE[1:0]=11, the playback is in stereo mode     If PLAY_SINGLE[1:0]=10, the playback is in mono mode     PLAY_SINGLE[1:0]=00 & 01 is reserved     The AC_RECORD = 0, the record path of AC link is disable     If AC_RECORD = 1, the record path of AC link is enable     The AC_PLAY = 0, the playback path of AC link is disable     If AC_PLAY=1, the playback path of AC link is enable     The AC_PLAY bit is read/write     IIS_RECORD = 0, the record path of IIS is disable     If IIS_RECORD = 1, the record path of IIS is enable     The IIS_RECORD bit is read/write     IIS_PLAY = 0, the playback path of IIS is disable     If IIS_PLAY=0, the playback path of IIS is enable     The IIS_PLAY=1, the playback p	If PLAY_SINGLE[1:0]=11, the playback is in stereo mode  If PLAY_SINGLE[1:0]=10, the playback is in mono mode  PLAY_SINGLE[1:0]= 00 & 01 is reserved  The PLAY_SINGLE[1:0] bits are read/write  AC link Record Control Bit  If AC_RECORD=0, the record path of AC link is disable  If AC_RECORD=1, the record path of AC link is enable  The AC_RECORD bit is read/write  AC link Playback Control Bit  If AC_PLAY=0, the playback path of AC link is disable  If AC_PLAY=1, the playback path of AC link is enable  The AC_PLAY bit is read/write  IIS Record Control Bit  If IIS_RECORD=0, the record path of IIS is disable  If IIS_RECORD=1, the record path of IIS is enable  The IIS_RECORD bit is read/write  IIS Playback Control Bit  If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit	Bits		Descriptions
PLAY_SINGLE[1:0] = 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write  AC link Record Control Bit If AC_RECORD = 0, the record path of AC link is disable If AC_RECORD = 1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY = 0, the playback path of AC link is enable The AC_PLAY = 1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD = 0, the record path of IIS is disable If IIS_RECORD = 1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY = 0, the playback path of IIS is disable If IIS_PLAY = 0, the playback path of IIS is enable The IIS_PLAY = 1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	PLAY_SINGLE[1:0] = 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write  AC link Record Control Bit If AC_RECORD = 0, the record path of AC link is disable If AC_RECORD = 1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY = 0, the playback path of AC link is disable If AC_PLAY = 1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD = 0, the record path of IIS is disable If IIS_RECORD = 1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY = 0, the playback path of IIS is disable If IIS_PLAY = 1, the playback path of IIS is disable If IIS_PLAY = 1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN = 0, not enable DMA counter function If DMA_counter_EN = 1, enable DMA counter function			
PLAY_SINGLE[1:0] = 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write  AC link Record Control Bit If AC_RECORD = 0, the record path of AC link is disable If AC_RECORD = 1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY = 0, the playback path of AC link is enable The AC_PLAY = 1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD = 0, the record path of IIS is disable If IIS_RECORD = 1, the record path of IIS is enable The IIS_RECORD = 1, the record path of IIS is enable The IIS_PLAY = 0, the playback path of IIS is disable If IIS_PLAY = 0, the playback path of IIS is enable The IIS_PLAY = 1, the playback path of IIS is enable The IIS_PLAY = 1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	PLAY_SINGLE[1:0] = 00 & 01 is reserved The PLAY_SINGLE[1:0] bits are read/write  AC link Record Control Bit  If AC_RECORD = 0, the record path of AC link is disable If AC_RECORD = 1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit  If AC_PLAY = 0, the playback path of AC link is disable If AC_PLAY = 1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit  If IIS_RECORD = 0, the record path of IIS is disable If IIS_RECORD = 1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY = 0, the playback path of IIS is disable If IIS_PLAY = 0, the playback path of IIS is disable If IIS_PLAY = 1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN = 0, not enable DMA counter function If DMA_counter_EN = 1, enable DMA counter function	[13:12]	PLAY_SINGLE	If PLAY_SINGLE[1:0]=10, the playback is in <b>mono</b> mode
AC_RECORD  AC_RECORD  AC_RECORD=0, the record path of AC link is disable If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC_Ink Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable	AC_RECORD  AC_RECORD  AC_RECORD=0, the record path of AC link is disable If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function	-	_	PLAY_SINGLE[1:0]= 00 & 01 is reserved
[8] AC_RECORD  If AC_RECORD=0, the record path of AC link is disable If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable	If AC_RECORD = 0, the record path of AC link is disable If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS RECORD			The PLAY_SINGLE[1:0] bits are read/write
[8] AC_RECORD  If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit  If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit  If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit  If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable	If AC_RECORD If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=0, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=0, the playback path of IIS is enable The IIS_PLAY=0, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable			AC link Record Control Bit
If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If AC_RECORD=1, the record path of AC link is enable The AC_RECORD bit is read/write  AC link Playback Control Bit  If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit  If IIS_RECORD =0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit  If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA_counter_EN =1, enable DMA counter function If DMA_counter_EN =1, enable DMA counter function	[0]	40 050000	If AC_RECORD=0, the record path of AC link is disable
AC_PLAY  AC_PLAY  AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	AC_PLAY  AC_PLAY  AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS_RECORD  IIS_RECORD  IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA_counter_EN  DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function	[8]	AC_RECORD	If AC_RECORD=1, the record path of AC link is enable
If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If AC_PLAY=0, the playback path of AC link is disable If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function			The AC_RECORD bit is read/write
If AC_PLAY = 1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD = 0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function			AC link Playback Control Bit
If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If AC_PLAY=1, the playback path of AC link is enable The AC_PLAY bit is read/write  IIS Record Control Bit If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function	[7]	AC DIAV	If AC_PLAY=0, the playback path of AC link is disable
IIS_RECORD  IIS_RECORD IIS_RECORD IIS is disable  If IIS_RECORD=1, the record path of IIS is enable  The IIS_RECORD bit is read/write  IIS_PLAY IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	IIS_RECORD  IIS_RECORD = 0, the record path of IIS is disable  If IIS_RECORD=1, the record path of IIS is enable  The IIS_RECORD bit is read/write  IIS Playback Control Bit  If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA_counter_function enable Bit  If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN=1, enable DMA counter function	[/]	AC_PLAY	If AC_PLAY=1, the playback path of AC link is enable
If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If IIS_RECORD=0, the record path of IIS is disable If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function			The AC_PLAY bit is read/write
If IIS_RECORD = 1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If IIS_RECORD If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function			IIS Record Control Bit
If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function	If IIS_RECORD=1, the record path of IIS is enable The IIS_RECORD bit is read/write  IIS Playback Control Bit If IIS_PLAY=0, the playback path of IIS is disable If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function	[6] IIS_RECORD	IIS DECODO	If IIS_RECORD=0, the record path of IIS is disable
[5]  IIS_PLAY  If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	IIS Playback Control Bit  If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN=1, enable DMA counter function		II3_RECORD	If IIS_RECORD=1, the record path of IIS is enable
If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	If IIS_PLAY=0, the playback path of IIS is disable  If IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN=1, enable DMA counter function			The IIS_RECORD bit is read/write
If IIS_PLAY If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	If IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit If DMA_counter_EN=0, not enable DMA counter function If DMA_counter_EN=1, enable DMA counter function			IIS Playback Control Bit
The IIS_PLAY=1, the playback path of IIS is enable  The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	The IIS_PLAY=1, the playback path of IIS is enable The IIS_PLAY bit is read/write  DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN =1, enable DMA counter function	[5]	IIS DIAV	If IIS_PLAY=0, the playback path of IIS is disable
DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function	DMA counter function enable Bit  If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN = 1, enable DMA counter function	[3]	II3_PLAT	If IIS_PLAY=1, the playback path of IIS is enable
If DMA_counter_EN=0, not enable DMA counter function	[4] DMA_counter_EN If DMA_counter_EN=0, not enable DMA counter function  If DMA_counter_EN =1, enable DMA counter function	A spin	26	The IIS_PLAY bit is read/write
If DMA_counter_EN=0, not enable DMA counter function	[4] DMA_counter_EN  If DMA_counter_EN =1, enable DMA counter function		W.	DMA counter function enable Bit
4  DMA counter EN	If DMA_counter_EN =1, enable DMA counter function	[4]	DMA counter EN	If DMA_counter_EN=0, not enable DMA counter function
If DMA_counter_EN =1, enable DMA counter function	The DMA_counter_EN bit is read/write	1.1		
The DMA_counter_EN bit is read/write			920	The DMA_counter_EN bit is read/write
				445 Publication Release Date: Jun. 18, 201 Revision: A



Bits		Descriptions
		DMA_DATA zero and sign detect enable bit
[3]	DMA_DATA_zero_EN	If DMA_DATA_zero_EN =0, not enable DMA_DATA zero and sign detect function
[3] DMA_DATA	DWA_DATA_2610_LN	If DMA_DATA_zero_EN =1, enable DMA_DATA zero and sign detect function
		The DMA_DATA_zero_EN bit is read/write
		AC link Sub Block RESET Control Bit
[4]		If AC_RESET=0, release the AC link function block from reset mode
[1]	AC_RESET	If AC_RESET=1, force the AC link function block to reset mode
		The AC_RESET bit is read/write
		IIS Sub Block RESET Control Bit
[0]		If IIS_RESET=0, release the IIS function block from reset mode
[0]	IIS_RESET	If IIS_RESET=1, force the IIS function block to reset mode
		The IIS_RESET bit is read/write



### DMA Record Destination Base Address (ACTL\_RDSTB)

The value in ACTL\_RDSTB register is the record destination base address of DMA, and only could be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_RDSTB	0xB000_9008	R/W	DMA record destination base address	0x0000_0000

					1000	7.7.17		
31	30	29	28	27	26	25	24	
AUDIO_RDSTB[31:24]								
23	22	21	20	19	18	17	16	
AUDIO_RDSTB[23:16]								
15	14	13	12	11	10	9	8	
AUDIO_RDSTB[15:8]								
7	6	5	4	3	2	1	0	
		Α	UDIO_RDS	ΓΒ[7:0]				

Bits		Descriptions				
[31:0] AU	AUDIO DDSTD	32-bit Record Destination Base Address				
	AUDIO_RDSTB	The AUDIO_RDSTB [31:0] bits are read/write.				

447

Publication Release Date: Jun. 18, 2010



#### DMA Destination End Address (ACTL\_RDST\_LENGTH)

The value in ACTL\_RDST\_LENGTH register is the record destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_RDST_LENGTH	0xB000_900C	R/W	DMA record destination address length	0x0000_0000

31	30	29	28	27	26	25	24		
	AUDIO_RDST_L[31:24]								
23	22	21	20	19	18	17	16		
AUDIO_RDST_L[23:16]									
15	14	13	12	11	10	9	8		
AUDIO_RDST_L[15:8]									
7	6	5	4	3	2	1	0		
		AL	JDIO_RDST	_L[7:0]					

Bits		Descriptions				
[31:0] AUDIO	AUDIO_RDST_L	32-bit Record Destination Address Length				
	AUDIO_RDSI_L	The AUDIO_RDST_L [31:0] bits are read/write.				

Publication Release Date: Jun. 18, 2010 Revision: A4



### DMA Destination Current Address (ACTL\_RDSTC)

The value in ACTL\_RDSTC is the DMA record destination current address; this register could only be read by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_RDSTC	0xB000_9010	R	DMA record destination current address	0x0000_0000

31	30	29	28	27	26	25	24	
AUDIO_RDSTC[31:24]								
23	22	21	20	19	18	17	16	
AUDIO_RDSTC[23:16]								
15	14	13	12	11	10	9	8	
AUDIO_RDSTC[15:8]								
7	6	5	4	3	2	1	0	
		А	UDIO_RDS	TC[7:0]				

Bits		Descriptions				
[21.0]	AUDIO POSTO	32-bit Record Destination Current Address				
[31:0] AUDIO_	AUDIO_RDSTC	The AUDIO_RDSTC [31:0] bits are read only.				

449

Publication Release Date: Jun. 18, 2010



# **Audio Controller Record Status Register (ACTL\_RSR)**

Register	Address	R/W	Description	Reset Value
ACTL_RSR	0xB000_9014	R/W	Audio controller FIFO and DMA status register for record	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
				RESER	RVED		Carlo Con
7	7 6 5 4 3 2 1		0				
RESERVED				R_FIFO_FULL	R_DMA_END_I RQ	R_DMA_MIDDLE_I RQ	

Bits		Descriptions
		Record FIFO Full Indicator Bit
[2]	R_FIFO_FULL	If R_FIFO_FULL=0, the record FIFO not full
[2]	K_ITIO_IOLL	If R_FIFO_FULL=1, the record FIFO is full
D.		The R_FIFO_READY bit is read only
S		DMA End Address Interrupt Request Bit for Record
		If R_DMA_END_IRQ=0, means record DMA address does not reach the end address
[1]	R_DMA_END_IRQ	If R_DMA_END_IRQ=1, means record DMA address reach the end address
10	3 44	The R_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit
		450 Publication Release Date: Jun. 18, 2010 Revision: A4



Bits		Descriptions
		DMA Address Interrupt Request Bit for Record  If R_DMA_MIDDLE_IRQ=0, means record DMA address does not reach the middle address
[0]	R_DMA_MIDDLE_IRQ	If R_DMA_MIDDLE_IRQ=1, means record DMA address reach the middle address
		The R_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit



### DMA Play Destination Base Address (ACTL\_PDSTB)

The value in ACTL\_PDSTB register is the play destination base address of DMA, and only could be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDSTB	0xB000_9018	R/W	DMA play destination base address	0x0000_0000

31	30	29	28	27	26	25	24	
	AUDIO_PDSTB[31:24]							
23	22	21	20	19	18	17	16	
	AUDIO_PDSTB[23:16]							
15	14	13	12	11	10	9	8	
	AUDIO_PDSTB[15:8]							
7	6	5	4	3	2	1	0	
	AUDIO_PDSTB[7:0]							

Bits	Descriptions				
[21,0]	21.01 AUDIO DOCTO	32-bit Play Destination Base Address			
[31:0] AUI	AUDIO_PDSTB	The AUDIO_PDSTB [31:0] bits are read/write.			



#### DMA Destination End Address (ACTL\_PDST\_LENGTH)

The value in ACTL\_PDST\_LENGTH register is the play destination address length of DMA, and the register could only be changed by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDST_LENGTH	0xB000_901C	R/W	DMA play destination address length	0x0000_0000

						7.7.13		
31	30	29	28	27	26	25	24	
	AUDIO_PDST_L[31:24]							
23	22	21	20	19	18	17	16	
	AUDIO_PDST_L[23:16]							
15	14	13	12	11	10	9	8	
	AUDIO_PDST_L[15:8]							
7	6	5	4	3	2	1	0	
	AUDIO_PDST_L[7:0]							

Bits	Descriptions				
[21,0]	[31:0]   <b>AUDIO PDST</b> L	32-bit Play Destination Address Length			
[31:0] A		The AUDIO_PDST_L [31:0] bits are read/write.			



### **DMA Destination Current Address (ACTL\_PDSTC)**

The value in ACTL\_PDSTC is the DMA play destination current address; this register could only be read by CPU.

Register	Address	R/W	Description	Reset Value
ACTL_PDSTC	0xB000_9020	R	DMA play destination current address	0x0000_0000

					107.7	7.7.13		
31	30	29	28	27	26	25	24	
	AUDIO_PDSTC[31:24]							
23	22	21	20	19	18	17	16	
	AUDIO_PDSTC[23:16]							
15	14	13	12	11	10	9	8	
	AUDIO_PDSTC[15:8]							
7	6	5	4	3	2	1	0	
	AUDIO_PDSTC[7:0]							

Bits	Descriptions				
[21.0]	ALIDIO POCTO	32-bit Play Destination Current Address			
[31:0] AUDIO_I	AUDIO_PDSTC	The AUDIO_PDSTC [31:0] bits are read/write.			



# Audio Controller Playback Status Register (ACTL\_PSR)

Register	Address	R/W	Description	Reset Value
ACTL_PSR	0xB000_9024	R/W	Audio controller FIFO and DMA status register for playback	0x0000_0004

-/A - /A											
31	30	29	28	27	26	25	24				
	RESERVED										
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
				RESERV	ED		11 0 V				
7	7 6 5		4	3	2	1	0				
RESERVED			DMA_cou nter_IRQ	DMA_D ATA_zer o_IRQ	P_FIFO_EMP TY	P_DMA_END _IRQ	P_DMA_MID DLE_IRQ				

Bits		Descriptions
		DMA counter IRQ
		If DMA_counter_IRQ=0, not found DMA_counter to zero
[4]	DMA_counter_IRQ	If DMA_counter_IRQ =1, DMA_COUNTER counter down to zero
8		The DMA_counter_IRQ bit is readable ,
-		and only can be clear by write "1" to clear this bit
7 1 m	0	DMA_DATA zero IRQ
	DMA_DATA_zero_IRQ	If DMA_DATA_zero_IRQ =0, not found DMA DATA is zero or sign change(two channel)
[3]		If DMA_DATA_zero_IRQ =1, found DMA DATA is zero or sign change (two channel)
		The DMA_DATA_zero_IRQ bit is readable ,
		and only can be clear by write "1" to clear this bit
	300	Playback FIFO Empty Indicator Bit
[2]	D FIEG FMDTV	If P_FIFO_EMPTY=0, the playback FIFO is not empty
[2]	P_FIFO_EMPTY	If P_FIFO_EMPTY=1, the playback FIFO is empty
		The P_FIFO_EMPTY bit is read only

455

Publication Release Date: Jun. 18, 2010



Bits	Descriptions							
		DMA End Address Interrupt Request Bit for Playback						
		If P_DMA_END_IRQ=0, means playback DMA address does not reach the end address						
[1]	P_DMA_END_IRQ	If P_DMA_END_IRQ=1, means playback DMA address reach the end address						
		The P_DMA_END_IRQ bit is readable, and only can be clear by write "1" to this bit						
		DMA Address Interrupt Request Bit for Playback						
	If P_DMA_MIDDLE_IRQ=0, means playbadoes not reach the middle address  If P_DMA_MIDDLE_IRQ  If P_DMA_MIDDLE_IRQ=1, means playbadoes not reach the middle address	If P_DMA_MIDDLE_IRQ=0, means playback DMA address does not reach the middle address						
[0]		If P_DMA_MIDDLE_IRQ=1, means playback DMA address reach the middle address						
		The P_DMA_MIDDLE_IRQ bit is readable, and only can be clear by write "1" to this bit						

Play (0xB000_9004;bit7,5)	DMA_DATA_zero_E N (0xB000_9004;bit 3)	DMA_DATA_zero_IR Q (0xB000_9024; bit 3)	
1	0	0	play
1	0	0	Play
1	1	0	Play
1	1	1	Play
5.7			(output 0,DMA not stop)
0	0	0	stop
0	0	0	Stop
0	1	0	Play
0	1	1	Stop
	Da		(DMA stop and output 0 after output data is zero)
		456 Publicat	tion Release Date: Jun. 18, 2010 Revision: A4



# **IIS Control Register (ACTL\_IISCON)**

Register Address R		R/W	Description	Reset Value	
ACTL_IISCON	0xB000_9028	R/W	IIS control register	0x0000_0000	

SECTION AND ADDRESS OF THE PROPERTY OF THE PRO									
31	30	29	28	27	26	25	24		
			RESERV	/ED	200	400			
23	22	21	20	19	18	17	16		
	RESERVED					PRS[3:0]			
15	14	13	12	11	10	9	8		
	RESERVED								
7	6	5	4	3	2	1	0		
BCLK_SEL[1:0] FS_SEL			MCLK_SEL	FORMAT		RESERVE	D		

Bits	Descriptions
------	--------------

457

Publication Release Date: Jun. 18, 2010



Bits		Descriptions
		IIS Frequency Pre-scalar Selection Bits.
		(FPLL is the Audio Frequency from PLL, IIS_SYSCLK is the output main clock)
		If PSR[3:0]=0000, IIS_SYSCLK=FPLL/1
		If PSR[3:0]=0001, IIS_SYSCLK=FPLL/2
		If PSR[3:0]=0010, IIS_SYSCLK=FPLL/3
		If PSR[3:0]=0011, IIS_SYSCLK=FPLL/4
		If PSR[3:0]=0100, IIS_SYSCLK=FPLL/5
		If PSR[3:0]=0101, IIS_SYSCLK=FPLL/6
		If PSR[3:0]=0110, IIS_SYSCLK=FPLL/7
		If PSR[3:0]=0111, IIS_SYSCLK=FPLL/8
[19:16]	PRS	If PSR[3:0]=1000, reserved
		If PSR[3:0]=1001, IIS_SYSCLK=FPLL/10
		If PSR[3:0]=1010, reserved
		If PSR[3:0]=1011, IIS_SYSCLK=FPLL/12
		If PSR[3:0]=1100, reserved
		If PSR[3:0]=1101, IIS_SYSCLK=FPLL/14
		If PSR[3:0]=1110, reserved
		If PSR[3:0]=1111, IIS_SYSCLK=FPLL/16
		(when the division factor is 3/5/7, the duty cycle of MCLK is not 50%, the high duration is 0.5*FPLL)
		The PSR[3:0] bits are read/write
W. T.	3	IIS Serial Data Clock Frequency Selection Bit
	1000	If BCLK_SEL[1:0]=00, the frequency of bit clock (BCLK) is IIS_SYSCLK/8,
[7:6]	BCLK_SEL	If BCLK_SEL [1:0] =01, the frequency of bit clock (BCLK) is IIS_SYSCLKK/12.
	570 (	The BCLK_SEL[1:0] bits are read/write



Bits			Desci	riptions			
[5]	FS_SEL	frequency  If BCLK_SEL frequency  If BCLK_SEL	= IIS_SYSCLK, Bfs is selected, ) = IIS_SYSCLK	the sampling (/(384)			
[4]	MCLK_SE L	IIS_SYSCLK Output Selection Bit  If MCLK_SEL=0, IIS_SYSCLK output will follow the PRS [3:0] setting.  If MCLK_SEL=1, IIS_SYSCLK output will be the same with FPLL.  The MCLK_SEL bit is read/write					
[3]	IIS Format Selection Bits  If FORMAT=0, IIS compatible format is selected  If FORMAT=1, MSB-justified format is selected  The FORMAT bit is read/write						



# AC-link Control Register (ACTL\_ACCON)

Register	Address	R/W	Description	Reset Value
ACTL_ACCON	0xB000_902C	R/W	AC-link control register	0x0000_0000

				N.							
31	30	29	28	27	26	25	24				
RESERVED											
23	22	21	20	19	18	17	16				
	RESERVED										
15	14	13	12	11	10	9	8				
RESERVED											
7	6	5	4	3	2	1	0				
RESE	RVED	AC_BCLK_P U_EN	AC_R_FINI SH	AC_W_FINI SH	AC_W_RES	AC_C_RES	RESERVED				

Bits	Descriptions							
		AC_BCLK Pin Pull-high Resister Enable						
rea	AC_BCLK_PU_E	If AC_BCLK_PU_EN=0, the AC_BCLK pin pull-high resister will be disabled						
[5]	[5] N	If AC_BCLK_PU_EN=1, the AC_BCLK pin pull-high resister will be enabled						
		The AC_BCLK_PU_EN bit is read/write.						
12 -		AC-link Read Data Ready Bit.						
[4]	AC_R_FINISH	When read data indexed by previous frame is shifted into ACTL_ACIS2, the AC_R_FINISH bit will be set to 1 automatically. After CPU read out the read data, AC_R_FINISH bit will be cleared to 0.  If AC_R_FINISH=0, read data buffer has been read by CPU						
~(0	37 7	If AC_R_FINISH=1, read data buffer is ready for CPU read						
	9000	The AC_R_FINISH bit is read only						
		460 Publication Release Date: Jun. 18, 2010 Revision: A						



Bits		Descriptions
		AC-link Write Frame Finish Bit.
		When writing data to register ACTL_ACOS0, the AC_W_FINISH bit will be set to 1 automatically. After AC-link interface shift out the register ACTL_ACOS0, the AC_W_FINISH bit will be cleared to 0.
[3]	AC_W_FINISH	If AC_W_FINISH=0, AC-link control data out buffer has been shifted out to codec by CPU and data out buffer is empty.
		If AC_W_FINISH=1, AC-link control data out buffer is ready to be shifted out(After users have wrote data into register ACTL_ACOS0)
		The AC_W_FINISH bit is read only
		AC-link Warm Reset Control Bit
[2]	AC_W_RES	When this bit is set to 1, (AC-link begin warn reset procedure, after warn reset procedure finished, this bit will be cleared automatically) the interface signal AC_SYNC is high, when this bit is set to 0, the interface signal AC_SYNC is controlled by AC_BCLK input when this bit is set to 1. Note the AC-link spec. shows it need at least 10 us high duration of AC_SYNC to warn reset AC97.
		If AC_W_RES=0, AC_SYNC pin is controlled by AC_BCLK input pin
		If AC_W_RES=1, AC_SYNC pin is forced to high
		The AC_W_RES bit is read/write
		AC-link Cold Reset Control Bit
[1]	AC_C_RES	When this bit is set to 1, the interface signal AC_RESETB is low, when this bit is set to 0, the signal AC_RESETB is high. Note the AC-link spec. shows it need at least 10 us low duration of AC_RESETB to cold reset AC97.
	-	If AC_C_RES=0, AC_RESETB pin is set to 1
100	3	If AC_C_RES=1, AC_RESETB pin is set to 0
1/01	100	The AC_C_RES bit is read/write



#### AC-link output slot 0 (ACTL\_ACOS0)

The ACTL\_ACOS0 register store the slot 0 value to be shift out by AC-link. Note that write data to ACTL\_ACOS0 register when AC\_W\_FINISH bit (ACTL\_ACCON [3]) set is invalid. Therefore, check AC\_W\_FINISH bit status before write data into ACTL\_ACOS0 register.

Register	Address	R/W	Description	Reset Value
ACTL_ACOSO	0xB000_9030	R/W	AC-link out slot 0	0x0000_0000

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
			RESER	VED				
7	6	5	4	3	2	1	0	
RESERVED			VALID_ FRAME		SLOT_VA	LID[3:0]		

Bits		Descriptions					
		Frame Valid Indicated Bits					
F41	WALLD EDAME	VALID_FRAME=1, any one of slot is valid					
[4]	VALID_FRAME	VALID_FRAME=0, no any slot is valid					
	3	The VALID_FRAME bits are read/write					
1/10	146	Slot Valid Indicated Bits					
~(	37. F.	SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid					
50.03	(C) (D)	SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid					
[3:0]	SLOT_VALID[3:0]	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid					
		SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid					
		The SLOT_VALID[3:0] bits are read/write					

Publication Release Date: Jun. 18, 2010



### The AC-link output slot 1 (ACTL\_ACOS1)

The ACTL\_ACOS1 register store the slot 1 value to be shift out by AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACOS1	0xB000_9034	R/W	AC-link out slot 1	0x0000_0080

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
	RESERVED							
7	6	5	4	3	2	1	0	
R_WB		R_INDEx[6:0]						

Bits	Descriptions							
		Read/Write Select Bit						
[7]	R_WB	If R_WB=1, a read specified by R_INDEx[6:0] will occur, and the data will appear in next frame						
[7]	K_WD	If R_WB=0, a write specified by R_INDEx[6:0] will occur, and the write data is put at out slot 2						
100		The R_WB bit is read/write						
[6:0]	R_INDEx[6:0]	External AC97 CODEC Control Register Index (address) Bits						
[0.0]	K_HADEX[0.0]	The R_INDEx[6:0] bits are read/write						
		463 Publication Release Date: Jun. 18, 2010 Revision: A						



# AC-link output slot 2 (ACTL\_ACOS2)

The ACTL\_ACOS2 register store the slot 2 value to be shift out by AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACOS2	0xB000_9038	R/W	AC-link out slot 2	0x0000_0000

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED						(6)	
15	14	13	12	11	10	9	8	
	WD[15:8]							
7	6	5	4	3	2	1	0	
	WD[7:0]							

Bits		Descriptions					
[15:0]	WD[15:0]	AC-link Write Data The WD[15:0] bits are read/write					

Publication Release Date: Jun. 18, 2010



#### AC-link input slot 0 (ACTL\_ACISO)

The ACTL ACISO store the shift in slot 0 data of AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACISO	0xB000_903C	R	AC-link in slot 0	0x0000_0000

						7.67			
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
	RESERVED								
7	6	5	4	3	2	1	0		
	RESERVED		CODEC_READY		SLOT_VA	LID[3:0]			

Bits		Descriptions					
		External AC97 Audio CODEC Ready Bit					
[4]	CODEC_READY	If CODEC_READY=0, indicate external AC97 audio CODEC is not ready					
8		If CODEC_READY=1, indicate external AC97 audio CODEC is ready					
		The CODEC_READY bit is read only					
1 11111		Slot Valid Indicated Bits					
3707	Ŷ.,	SLOT_VALID[0]= 1/0, indicate Slot 1 valid/invalid					
F2 61		SLOT_VALID[1]= 1/0, indicate Slot 2 valid/invalid					
[3:0]	SLOT_VALID[3:0]	SLOT_VALID[2]= 1/0, indicate Slot 3 valid/invalid					
		SLOT_VALID[3]= 1/0, indicate Slot 4 valid/invalid					
		The SLOT_VALID[3:0] bits are read					

Publication Release Date: Jun. 18, 2010



# AC-link input slot 1 (ACTL\_ACIS1)

Register	Address	R/W	Description	Reset Value
ACTL_ACIS1	0xB000_9040	R	AC-link in slot 1	0x0000_0000

The ACTL\_ACIS1 stores the shift in slot 1 data of AC-link.

31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
	RESERVED							
7	6	5	4	3	2	1	0	
		SLOT	_REQ[1:0]					

Bits		Descriptions					
		Register Index.					
[8:2]	R_INDEx[6:0]	The R_INDEx [6:0] echo the register index (address) when a register read has been requested in the previous frame.					
2 1		The R_INDEx[6:0] bits are read only					
		Slot Request.					
		The bits indicate if the external codec need new PCM data that will transfer in next frame.					
[1:0]	SLOT_REQ[1:0]	Any bit in SLOT_REQ[1:0] is set to 1, indicate external codec does not need a new sample in the corresponding slot[3:4] of the next frame					
100	200	Any SLOT_REQ[1:0] is clear to 0, indicate external codec need a new sample in the corresponding slot[3:4] of the next frame					
	92.00	The SLOT_REQ[1:0] bits are read only					

Publication Release Date: Jun. 18, 2010



# AC-link input slot 2 (ACTL\_ACIS2)

The ACTL\_ACIS2 stores the shift in slot 2 data of AC-link.

Register	Address	R/W	Description	Reset Value
ACTL_ACIS2	0xB000_9044	R	AC-link in slot 2	0x0000_0000

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
	RD[15:8]							
7	6	5	4	3	2	1	0	
	RD[7:0]							

Bits	Descriptions		
[15:0]	RD[15:0]	AC-link Read Data. The RD[15:0] bits are read only	

Publication Release Date: Jun. 18, 2010



#### **DOWN\_COUNTER Control Register (ACTL\_counter)**

Register	Address	R/W	Description	Reset Value
ACTL_COUNTER	0xB000_9048	R/W	DMA down counter register	0xFFFF_FFFF

				- 1/4/			
31	30	29	28	27	26	25	24
ACTL_COUNTER[31:24]							
23	22	21	20	19	18	17	16
	ACTL_COUNTER[23:16]						
15	14	13	12	11	10	9	8
ACTL_COUNTER[15:8]							
7	6	5	4	3	2	1	0
	ACTL_COUNTER[7:0]						

Bits	Descriptions					
	ACTL_COUNTE	ACTL_COUNTER is Read and Write Data.				
[31:0]	R	The ACTL_COUNTER [31:0] bits are read and write, When the register is Zero that set DMA_counter_IRQ bit =1.				

#### 7.12 2-D Graphic Engine

A 32-bit 2D Graphics Engine (2D GE) is specially designed to improve the performance of graphic processing. It can accelerate the operation of individual GUI functions such as BitBLTs and Bresenham Line Draw to operate at all pixel depths including 8/16/32 bit-per-pixel. A pixel is the smallest addressable screen element as defined in Microsoft Windows, and lines and pictures are made up by a variety of pixels. 2D GE is used to speed up graphic performance in pixel data moving and line drawing, as well as to accelerate almost all computer graphic Boolean operations by eliminating the CPU overhead. Meanwhile, the functions of rotation and scaling down are implemented for some special applications. In image scaling down function, both programmable horizontal and vertical N/M scaling down factors are provided for resizing the image. For the 2D rotation, it can rotate left or right 45, 90 or 180 degrees, and also supports the flip/flop, mirror or up-side-down pictures.

Publication Release Date: Jun. 18, 2010



#### 7.12.1 2-D Graphic Engine Control Registers Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W	Description	Reset Value
GE_BA = 0xB000_	B000		XXX X	
2D_GETG	0xB000_B000	R/W	Graphic Engine Trigger Control Register	0x0000_0000
2D_GEXYSORG	0xB000_B004	R/W	Graphic Engine XY Mode Source Origin Starting Register	0x0000_0000
2D_TileXY_VHSF	0xB000_B008	R/W	Graphic Engine Tile Width/Height or V/H Scale Factor N/M	0x0000_0000
2D_GERRXY	0xB000_B00C	R/W	Graphic Engine Rotate Reference Point XY Address	0x0000_0000
2D_GEINTS	0xB000_B010	R/W	Graphic Engine Interrupt Status Register	0x0000_0000
2D_GEPLS	0xB000_B014	R/W	Graphic Engine Pattern Location Starting Address Register	0x0000_0000
2D_GEBER	0xB000_B018	R/W	GE Bresenham Error Term Stepping Constant Register	0x0000_0000
2D_GEBIR	0xB000_B01C	R/W	GE Bresenham Initial Error, Pixel Count Major M Register	0x0000_0000
2D_GEC	0xB000_B020	R/W	Graphic Engine Control Register	0x0000_0000
2D_GEBC	0xB000_B024	R/W	Graphic Engine Background Color Register	0x0000_0000
2D_GEFC	0xB000_B028	R/W	Graphic Engine Foreground Color Register	0x0000_0000
2D_GETC	0xB000_B02C	R/W	Graphic Engine Transparency Color Register	0x0000_0000
2D_GETCM	0xB000_B030	R/W	Graphic Engine Transparency Color Mask Register	0x0000_0000
2D_GEXYDORG	0xB000_B034	R/W	Graphic Engine XY Mode Display Origin Starting Register	0x0000_0000
2D_GESDP	0xB000_B038	R/W	Graphic Engine Source/Destination Pitch Register	0x0000_0000
2D_GESSXYL	0xB000_B03C	R/W	Graphic Engine Source Start XY/Linear Address Register	0x0000_0000
2D_GEDSXYL	0xB000_B040	R/W	Graphic Engine Destination Start XY/Linear Register	0x0000_0000
2D_GEDIXYL	0xB000_B044	R/W	Graphic Engine Dimension XY/Linear Register	0x0000_0000
2D_GECBTL	0xB000_B048	R/W	Graphic Engine Clipping Boundary Top/Left Register	0x0000_0000
2D_GECBBR	0xB000_B04C	R/W	Graphic Engine Clipping Boundary Bottom/Right Register	0x0000_0000
2D_GEPTNA	0xB000_B050	R/W	Graphic Engine Pattern A Register	0x0000_0000
2D_GEPTNB	0xB000_B054	R/W	Graphic Engine Pattern B Register	0x0000_0000
2D_GEWPM	0xB000_B058	R/W	Graphic Engine Write Plane Mask Register	0x0000_0000

469

Publication Release Date: Jun. 18, 2010



<b>D_GEMC</b> 0xB000_B05C R/V	Graphic Engine Miscellaneous Control Register	0x0000_0000
-------------------------------	---	-------------

#### 7.12.2 2-D Graphic Engine Control Registers

# **Graphic Engine Trigger Control Register**

Register	Address	R/W	Description	Reset Value
2D_GETG	0xB000_B000	R/W	Graphic Engine Trigger Control Register	0x0000_0000

31	30	29	28	27	26	25	24		
	Reserved								
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Reserved								
7	6	5	4	3	2	1	0		
		F	Reserved				GO		

Bits	Descriptio	Descriptions						
[0]	GO	Trigger Graphics Engine Acceleration  1 = Start GE acceleration, it will automatically be cleared when job completed.  0 = No acceleration or the acceleration is finished.						

Publication Release Date: Jun. 18, 2010



# **Graphic Engine XY Mode Source Memory Origin Starting Address Register**

Register	Address	R/W	Description	Reset Value
2D_GEXYSOR G	0xB000_B004	R/W	X/Y Addressing Mode Source Origin Starting Address	0x0000_0000

					/ / / / / / / / / / / / / / / / / / / /		
31	30	29	28	27	26	25	24
Reserved				X/Y S	ource Orig	in starting	address
23	22	21	20	19	18	17	16
		X/Y Sour	ce Origin sta	rting addı	ess	12 W	
15	14	13	12	11	10	9	8
		X/Y Sour	ce Origin sta	rting addı	ess	(1)/2	100
7	6	5	4	3	2	1	0
		X/Y Sour	ce Origin sta	rting addı	ess		6

Bits	Descriptio	ns
[27:0]	X/Y Origin Starting Address	28-bit X/Y Mode Origin Starting Address (byte unit)  This 28-bit byte address specifies the starting address of an object or a picture in the display memory when addressed by X/Y mode. This value is specified by bytes and should be 16K word (64K bytes) boundary. That is, the bits 15-0 are ignored.

Publication Release Date: Jun. 18, 2010



## Graphic Engine Tile Width/Height Numbers and DDA V/H Scale Up/Down Factors

Register	Address R/W		Description	Reset Value	
2D_TileXY	0xB000_B008	R/W	2D Tile Width X and Tile Height Y Register	0x0000_0000	
2D_VHSF	0xB000_B008	R/W	DDA Vertical and Horizontal Scaling Down Factor N/M	0x0000_0000	

(A)

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
	Tile Height Y [7:0]								
7	6	5	4	3	2	1	0		
	Tile Width X [7:0]								

Bits	Descriptions	
[15:8]	Tile Height Y	8-bit tile height Y value This divider provides the tile height Y value.
[7:0]	Tile Width X	8-bit tile width X value This divider provides the tile width X value.

31	30	29	28	27	26	25	24			
S	VSF_N [7:0]									
23	22	21	20	19	18	17	16			
	50 C	26	VSF_M [7	:0]						
15	14	13	12	11	10	9	8			
	HSF_N [7:0]									
7	6	5	4	3	2	1	0			
	HSF_M [7:0]									

472

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[31:24]	VSF_N	8-bit Vertical N Scaling Factor  An 8-bit value specifies the numerator part (N) of the vertical scaling factor in graphic engine. The output image height will be equal to the input image height x N / M. The value of N must be equal or less than M.
[23:16]	VSF_M	8-bit Vertical M Scaling Factor  An 8-bit value specifies the denominator part (M) of the vertical scaling factor in graphic engine. The output image height will be equal to the input image height x N / M. The value of N must be equal or less than M.
[15:8]	HSF_N	8-bit Horizontal N Scaling Factor  An 8-bit value specifies the numerator part (N) of the horizontal scaling factor in graphic engine. The output image width will be equal to the input image width x N / M. The value of N must be equal or less than M.
[7:0]	HSF_M	8-bit Horizontal M Scaling Factor  An 8-bit value specifies the denominator part (M) of the horizontal scaling factor in graphic engine. The output image width will be equal to the input image width x N / M. The value of N must be equal or less than M.



## **Graphic Engine Rotate Reference Point XY Register**

Register	Address	R/W	Description	Reset Value
2D_GERRXY	0xB000_B00C		Graphic Engine Rotate Reference Point in X/Y (pixel)	0x0000_0000

					/ 4 4 / 3		
31	30	29	28	27	26	25	24
		Rotate	Reference `	Y [10:8]			
23	22	21	20	19	18	17	16
		Rota	ite Referenc	ce Y [7:0]		12 W	
15	14	13	12	11	10	9	8
		Rotate	Reference	X [10:8]			
7	6	5	4	3	2	1	0
	•	Rota	ite Referenc	ce X [7:0]			6

Bits	Descriptions	
[26:16]	Rotate Reference Y	11-bit Rotate Reference Y  For Rotation in X/Y addressing, this register specifies the reference point Y in pixels.
[10:0]	Rotate Reference X	11-bit Rotate Reference X  For Rotation in X/Y addressing, this register specifies the reference point X in pixels.

Publication Release Date: Jun. 18, 2010 Revision: A4



## **Graphic Engine Interrupt Status Register**

Register Address R/V		R/W	Description	Reset Value
2D_GEINTS	0xB000_B010	R/W	Graphic Engine Interrupt Status Register	0x0000_0000

TI UA									
31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
Reserved									
15 14 13 12 11 10 9							8		
Reserved									
7 6 5 4 3 2 1									
Reserved									

Bits	Description	Descriptions				
		GE interrupt status				
[0]	INTS	0 = No interrupt occur				
		1 = Interrupt occur, host writes one to clear INTS.				

475

Publication Release Date: Jun. 18, 2010



# **Graphic Engine Pattern Location Starting Address Register**

Register	Address	R/W	Description	Reset Value
2D_GEPLS	0xB000_B014	R/W	Pattern Location Starting Address	0x0000_0000

31     30     29     28     27     26     25       Reserved     Pattern Location [27:       23     22     21     20     19     18     17       Pattern Location [23:16]	
23 22 21 20 19 18 17	24
(0.70	24]
Pattern Location [23:16]	16
	10
15         14         13         12         11         10         9	8
Pattern Location [15:8]	x (0) x
7 6 5 4 3 2 1	0
Pattern Location [7:0]	B

Bits	Description	ns
[27:0]	Pattern Location	28-bit Pattern Location (byte unit)  The byte address of 28-bit pattern specifies the beginning location of an 8×8 pixel pattern stored in the off-screen memory when in BitBLT operation. This value must be programmed on an M-byte boundary. M=8*8*BPP/8 bytes, where BPP=8/16/32.

Publication Release Date: Jun. 18, 2010



# **Graphic Engine Bresenham Error Term Stepping Constant Register**

Register	Address	R/W	Description	1				Reset Value
2D_GEBER	0xB000_B018	R/W	Bresenham Register	Error	Term	Stepping	Constant	0x0000_0000

31     30     29     28     27     26     25     24       Diagonal Error Increment [13:8]       23     22     21     20     19     18     17     16       Diagonal Error Increment [7:0]       15     14     13     12     11     10     9     8													
23 22 21 20 19 18 17 16  Diagonal Error Increment [7:0]	31	50/0 // 0											
Diagonal Error Increment [7:0]	Diagonal Error Increment [13:8]												
	23 22 21 20 19 18 17 16												
15 14 13 12 11 10 9 8	Diagonal Error Increment [7:0]												
	15 14 13 12 11 10 9 8												
Axial Error Increment [13:8]													
7 6 5 4 3 2 1 0													
Axial Error Increment [7:0]			Axial	Error Incre	ment [7:0]			6					

Bits	Descriptions			
[29:16]	Diagonal Error Increment	14-bit Diagonal Error Increment  For Bresenham line draw, this register specifies the constant to be added to the Error Term for diagonal stepping (Error > 0). The initial value is (2 * (delta Y - delta X)) after normalization to first octant.		
[13:0]	Axial Error Increment	14-bit Axial Error Increment  For Bresenham line draw, this register specifies the constant to be added to the Error Term for axial stepping (Error < 0). The initial value is (2 * delta Y) after normalization to first octant.		

Publication Release Date: Jun. 18, 2010



# Graphic Engine Bresenham Initial Error, Pixel Count Major - 1 Register

Register	Address	R/W	Description	Reset Value
2D_GEBIR	0xB000_B01C	R/W	Bresenham Initial Error, Pixel Count Major -1 Register	0x0000_0000

					/ 1 - / 3			
31	30	29	28	27	26	25	24	
	Initial Error Term [13:8]							
23	22	21	20	19	18	17	16	
		lni	tial Error Tei	m [7:0]		12 W		
15	14	13	12	11	10	9	8	
		Line Pix	cel Count Ma	jor -1 [10:	8]	(1)/2	700	
7	6	5	4	3	2	1	0	
	Line Pixel Count Major -1 [7:0]							

Bits	Descriptions				
[29:16]	Initial Error Term	For Bresenham line draw, this register specifies the initial Error Term. The initial value is (2 * (delta Y) - delta X) after normalization to first octant.			
[10:0]	Line Pixel Count Major -1	11-bit Line Pixel Count Major -1 For Bresenham line draw, this register specifies the pixel count of major axis			

Publication Release Date: Jun. 18, 2010 Revision: A4



# **Graphic Engine Control Register**

Register	Address	R/W	Description	Reset Value
2D_GEC	0xB000_B020	R/W	Graphic Engine Control Register	0x0000_0000

					LA TOPE				
31	30	29	28	27	26	25	24		
	ROP (Raster Operation Code)								
23	22	21	20	19	18	17	16		
со	MMAND	ALPHA_BLND	LINE_STYLE	M/D	LSTP	INT_EN	ADDR_M D		
15	14	13	12	11	10	9	8		
TR	ANSPARENC	MTS	CTS	СТР	AU	CLIP_EN	CLPC		
7	7 6		4	3	2	1	0		
SDT	SRCS		PDT		XY Octar	nt	DDTO		

Bits	Descriptions	
		ROP Code
[31:24]	ROP	It supports all Microsoft 256 Raster Operation Codes. Each raster operation code is an 8-bit value that represents the result of the Boolean operation on pre-defined pattern, source, and destination.
b.		Graphics Engine Command
		00 = No operation
[23:22]	COMMAND	01 = BitBLT acceleration
11 1 m	Ď.	10 = Bresenham Line Draw acceleration
VZ 7		11 = Rectangle Border drawing
1600	ALPHA	Alpha Blending Control
[21]	BLENDING	0 = Disable alpha blending
	BLENDING	1 = Enable alpha blending
	5/2 (	Line Style Control
[20]	LINE	0 = Disable line style
	STYLE	1 = Enable line style

Publication Release Date: Jun. 18, 2010



Bits	Descriptions					
[19]	M/D	Bresenham Line Move/Draw 0 = Move 1 = Draw				
[18]	LSTP	Last Pixel Draw/Move or Scale Up/Down Rectangular Object  0 = Last pixel of Bresenham line will be drawn; 0 = Scaling down object.  1 = Last pixel of Bresenham line will not be drawn; 1 = Scaling up object.				
[17]	INT_EN	Interrupt Enable When BitBLT/Bresenham Line Draw acceleration is complete or finished.				
[16]	ADDR_MD	Graphics Engine Addressing Mode  0 = Linear addressing mode  1 = X/Y addressing mode				
[15:14]	TRANSPX	GE Transparency  00 = Disabled  01 = Mono transparency  10 = Color transparency  11 = Reserved				
[13]	MTS	Mono Transparency Select 0 = Source 1 = Pattern				
[12]	стѕ	Color Transparency Select  0 = Source pixels control transparency  1 = Destination pixels control transparency				
[11]	Color Transparency Polarity  0 = Matching pixels are transparent  1 = Matching pixels are opaque					
[10]	Auto Update  0 = Disable  1 = Enable. Destination X, Y register is automatically updated at the end of each BitBLT operation.					

480

Publication Release Date: Jun. 18, 2010



Bits	Description	s					
[9]	CLIP_EN	Clipping Enable  0 = Disabled  1 = Enabled					
[8]	CLPC	Clipping Control  O = Only pixels inside the clipping rectangle are drawn  L = Only pixels outside the clipping rectangle are drawn					
[7]	SDT	cource Data Type  = Color  = Mono  lote: Source and pattern data are not allowed to be both in mono ormat.					
[6:5]	SRCS	Source Data Select  00 = Display memory  01 = System memory  10 = GE background color  11 = GE foreground color					
[4]	PDT	Pattern Data Type  0 = Color (from display memory)  1 = Mono (from internal pattern registers)					
[3:1]	XY Octant	It determines the drawing directions for BitBLT, Bresenham line, and Rotate. $000 = \text{Right-down (BitBLT);} + X, + Y,  DX  \ge  DY  \text{ (Line);}  \text{Scaling Down} \\ 001 = \text{Right-down (BitBLT);} + X, + Y,  DX  <  DY  \text{ (Line);}  \text{Rotate right 45}^\circ \\ 010 = \text{Left-down (BitBLT);} + X, - Y,  DX  \ge  DY  \text{ (Line);}  \text{Rotate left 45}^\circ \\ 011 = \text{Left-down (BitBLT);} + X, - Y,  DX  <  DY  \text{ (Line);}  \text{Rotate left 90}^\circ \\ 100 = \text{Right-up (BitBLT);}  -X, + Y,  DX  \ge  DY  \text{ (Line);}  \text{Up-Side-Down} \\ 101 = \text{Right-up (BitBLT);}  -X, + Y,  DX  <  DY  \text{ (Line);}  \text{Rotate right 90}^\circ \\ 110 = \text{Left-up (BitBLT);}  -X, -Y,  DX  \ge  DY  \text{ (Line);}  \text{Rotate 180}^\circ \\ 111 = \text{Left-up (BitBLT);}  -X, -Y,  DX  <  DY  \text{ (Line);}  \text{Mirror or Flop} \\ \end{cases}$					
[0]	DDTO	Destination Data Direction, new destination data to  0 = Display memory  1 = System memory					

481



# Graphic Engine Background Color Register

Register	Address	R/W	Description	Reset Value
2D_GEBC	0xB000_B024	R/W	Graphic Engine Background Color	0x0000_0000

				~///	1000		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
		Back	ground Cold	or [23:16]	4	30	
15	14	13	12	11	10	9	8
		Bac	kground Col	or [15:8]		200	0
7	6	5	4	3	2	1	0
	Background Color [7:0]						

=

Bits	Descriptions	
[23:0]	Background Color	24-bit Background Color  These bits specify the background color for Graphics Engine. Only the corresponding number of bits-per-pixel in the display mode is required in the register. In RGB 8:8:8 color mode, bits 23-16 have the red value, bits 15-8 have the green value, and bits 7-0 have the blue value.



# **Graphic Engine Foreground Color Register**

Register	Address	R/W	Description	Reset Value
<b>2D_GEFC</b> 0xB000_B028 R/W		R/W	Graphic Engine Foreground Color	0x0000_0000

				~///			
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Foreground Color [23:16]							
15	14	13	12	11	10	9	8
Foreground Color [15:8]							
7	6	5	4	3	2	1	0
	Foreground Color [7:0]						

Bits	Descriptions	
[23:0]	Foreground Color	Graphics Engine Foreground Color  These bits specify the foreground color for Graphics Engine. Only the corresponding number of bits-per-pixel in the display mode is required in the register. In RGB 8:8:8 color mode, bits 23-16 have the red value, bits 15-8 have the green value, and bits 7-0 have the blue value.

483

Publication Release Date: Jun. 18, 2010



# **Graphic Engine Transparency Color Register**

Register	Address	R/W	Description	Reset Value
2D_GETC	0xB000_B02C	R/W	Graphic Engine Transparency Color	0x0000_0000

				7/1/13	794.0. 74.7		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Transparency Color [23:16]							
15	14	13	12	11	10	9	8
Transparency Color [15:8]							
7	6	5	4	3	2	1	0
	Transparency Color [7:0]						

Bits	Descriptions	
[23:0]	Transparency Color	<b>24-bit Transparency Color</b> These bits specify the transparency color for Graphics Engine. Only the corresponding number of bits-per-pixel in the display mode is required in the register. In RGB 8:8:8 color mode, bits 23-16 have the red value, bits 15-8 have the green value, and bits 7-0 have the blue value.

484



# **Graphic Engine Transparency Color Mask Register**

Register	Address	R/W	Description	Reset Value
2D_GETCM	0xB000_B030	R/W	Graphic Engine Transparency Color Mask	0x0000_0000

				N//	11 62.50		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Transparency Color Mask [23:16]							
15	14	13	12	11	10	9	8
Transparency Color Mask [15:8]							
7	6	5	4	3	2	1	0
	Transparency Color Mask [7:0]						

Bits	Descriptions	
[23:0]	Transparency Color Mask	<b>24-bit Transparency Color Mask</b> These bits specify a mask for use in comparison against the transparency color. Only the corresponding number of bits-per-pixel in the display mode is required in the register.



Publication Release Date: Jun. 18, 2010



# **Graphic Engine XY Mode Display Memory Origin Starting Address Register**

Register			Description	Reset Value
2D_GEXYDORG	0xB000_B034	R/W	X/Y Addressing Mode Display Origin Starting Address	0x0000_0000

31       30       29       28       27       26       25       24         X/Y Display Origin starting address [27:24]         23       22       21       20       19       18       17       16         X/Y Display Origin starting address [23:16]         15       14       13       12       11       10       9       8         X/Y Display Origin starting address [15:8]         7       6       5       4       3       2       1       0										
23         22         21         20         19         18         17         16           X/Y Display Origin starting address [23:16]           15         14         13         12         11         10         9         8           X/Y Display Origin starting address [15:8]           7         6         5         4         3         2         1         0	31	30	29	28	27	26	25	24		
X/Y Display Origin starting address [23:16]         15       14       13       12       11       10       9       8         X/Y Display Origin starting address [15:8]         7       6       5       4       3       2       1       0		X/Y Display Origin starting address [27:24]								
15         14         13         12         11         10         9         8           X/Y Display Origin starting address [15:8]           7         6         5         4         3         2         1         0	23	22	21	20	19	18	17	16		
X/Y Display Origin starting address [15:8] 7 6 5 4 3 2 1 0		X/Y Display Origin starting address [23:16]								
7 6 5 4 3 2 1 0	15	14	13	12	11	10	9	8		
		X/Y Display Origin starting address [15:8]								
V (V Dioplay Origin starting address [7:0]	7	6	5	4	3	2	1	0		
A7 i Display Origin starting address [7:0]		X/Y Display Origin starting address [7:0]								

Bits	Description	ns
[27:0]	X/Y Origin Starting Address	28-bit X/Y Mode Origin Starting Address (byte unit)  This 28-bit byte address specifies the starting address of an object or a picture in the display memory when addressed by X/Y mode. This value is specified by bytes.

486

Publication Release Date: Jun. 18, 2010



## **Graphic Engine Source/Destination Pitch Register**

Register	Address	R/W	Description	Reset Value
2D_GESDP	0xB000_B038	R/W	Graphic Engine Source/Destination Pitch	0x0000_0000

31	30	29	28	27	26	25	24		
Destination Pitch [12:8]									
23	22	21	20	19	18	17	16		
Destination Pitch [7:0]									
15	14	13	12	11	10	9	8		
		S	ource Pitch	[12:8]		250	(0)_		
7	6	5	4	3	2	1	0		
			Source Pitch	[7:0]			75		

Bits	Descriptions	
[28:16]	Destination Pitch	Bits 28-16 Destination Pitch This 13-bit register specifies the destination pitch in bytes in linear addressing mode, and in X/Y addressing by pixels.
[12:0]	Source Pitch	Bits 12-0 Source Pitch This 13-bit register specifies the source pitch in bytes in linear addressing mode, and in X/Y addressing by pixels.



# **Graphic Engine Source Start XY/Linear Addressing Register**

Register	Address	R/W	Description	Reset Value
2D_GESSXY	0xB000_B03C	R/W	Graphic Engine Source Start in X/Y addressing (pixel)	0x0000_0000
2D_GESSL	0xB000_B03C	R/W	Graphic Engine Source Start in linear addressing (byte)	0x0000_0000

(A)

31 30 29 28 27 26 25 24  Source Start Y [10:8]							
23 22 21 20 19 18 17 16							
Source Start Y [7:0]							
15 14 13 12 11 10 9 8							
Source Start X [10:8]							
7 6 5 4 3 2 1 0							
Source Start X [7:0]							

Bits	Descriptions	
[26:16]	Source Start Y	11-bit Source Start Y For BitBLTs in X/Y addressing, this register specifies the source start Y in pixels.
[10:0]	Source Start X	11-bit Source Start X For BitBLTs in X/Y addressing, this register specifies the source start X in pixels.

(B)

31	30	29	28	27	26	25	24			
-(6)	Source Linear Start Address [27:24]									
23	22	21	20	19	18	17	16			
	78 6	Source Li	near Start A	ddress [23	3:16]					
15	14	13	12	11	10	9	8			
	The	Source Li	inear Start <i>I</i>	Address [1	5:8]					
7	6	5	4	3	2	1	0			
_		Source L	inear Start	Address [7	':O]					

488 Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[27:0]	Source Linear Starting Address	28-bit Source Start Address  For BitBLTs in linear addressing, this 28-bit byte address specifies the beginning location of the source.



# **Graphic Engine Destination Start XY/Linear Register**

Register	Address	R/W	Description	Reset Value
2D_GEDSXY	0xB000_B040	R/W	Graphic Engine Destination Start X/Y addressing (pixel)	0x0000_0000
2D_GEDSL	0xB000_B040	R/W	Graphic Engine Destination Start Linear address (byte)	0x0000_0000
(A)			(1) (1) c	

1072 7/2									
31	30	29	28	27	26	25	24		
Destination Start Y [10:8]									
23	22	21	20	19	18	17	16		
	Destination Start Y [7:0]								
15	14	13	12	11	10	9	8		
		Dest	ination Star	t X [10:8]		W.	27,5		
7	6	5	4	3	2	1	0		
		Des	tination Sta	rt X [7:0]					

Bits	Descriptions	
[26:16]	Destination Start Y	11-bit Destination Start Y  For BitBLTs and Bresenham line draw in X/Y addressing, this register specifies the destination start Y in pixels.
[10:0]	Destination Start X	11-bit Destination Start X  For BitBLTs and Bresenham line draw in X/Y addressing, this register specifies the destination start X in pixels.

31	30	29	28	27	26	25	24			
J. W.	Destination Linear Start Address [27:24]									
23	22	21	20	19	18	17	16			
	Destination Linear Start Address [23:16]									
15	14	13	12	11	10	9	8			
	(4)	Destination	Linear Star	t Address	[15:8]					
7	7 6 5 4 3 2 1 0									
		Destination	n Linear Sta	rt Address	[7:0]					

490

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[27:0]	Destination Linear Starting Address	28-bit Destination Linear Starting Address  For BitBLTs in linear addressing mode, this register specifies the destination linear starting address in bytes.



# **Graphic Engine Dimension for XY/Linear Modes Register**

Register	Address	R/W	Description	Reset Value
2D_GEDIXYL	0xB000_B044	R/W	Graphic Engine Dimension in XY (pixel) or linear (byte)	0x0000_0000

Bits	Descriptions	
[26:16]	Dimension Y	11-bit Dimension Y  For BitBLTs, this register specifies the height of rectangle in X/Y addressing (by pixel) or in linear addressing (by byte).
[10:0]	Dimension X	11-bit Dimension X  For BitBLTs, this register specifies the width of rectangle in X/Y addressing (by pixel) or in linear addressing (by byte).



# **Graphic Engine Clipping Boundary Top/Left Register**

Register	Address	R/W	Description	Reset Value
2D_GECBTL	0xB000_B048	R/W	Graphic Engine Clipping Boundary Top/Left (by X/Y pixel)	0x0000_0000

31	30	29	28	27	26	25	24		
	Clipping Boundary Top [10:8]								
23	22	21	20	19	18	17	16		
	Clipping Boundary Top [7:0]								
15	14	13	12	11	10	9	8		
		Clippir	ng Boundary	Left [10:8]		(III)	100		
7	6	5	4	3	2	1	0		
	Clipping Boundary Left [7:0]								

Bits	Descriptions	
[26:16]	Clipping Boundary Top	<b>11-bit Clipping Boundary Top</b> This register specifies the top of the clipping rectangle.
[10:0]	Clipping Boundary Left	11-bit Clipping Boundary Left This register specifies the left limit of the clipping rectangle.

Publication Release Date: Jun. 18, 2010



# **Graphic Engine Clipping Boundary Bottom/Right Register**

Register	Address	R/W [	Description				Reset Value	
2D_GECBBR 0xB000_B04C		141 18/11	/W Graphic Engine Clipping Boundary Bottom/Right (pixel)				0x0000_0000	
31	30	29	28	27	26	25	5 24	
		Clippin	g Boundary E	Bottom [10	:8]	)		
23	22	21	20	19	18	17	16	
		Clippir	g Boundary	Bottom [7:	0]	D/ 10	2	
15	14	13	12	11	10	9	8	
	Clipping Boundary Right [10:8]							
7	6	5	4	3	2	1	0	
		Clippi	ng Boundary	Right [7:0	)]		(S)	

Bits	Descriptions	
[26:16]	Clipping Boundary Bottom	11-bit Clipping Boundary Bottom  This register specifies the bottom of the clipping rectangle.
[10:0]	Clipping Boundary Right	11-bit Clipping Boundary Right  This register specifies the right limit of the clipping rectangle.

Publication Release Date: Jun. 18, 2010



## **Graphic Engine Pattern Group A Register**

Register	Address	R/W	Description	Reset Value
2D_GEPTNA	0xB000_B050	R/W	Graphic Engine Pattern Group A	0x0000_0000

				710	17 472				
31	30	29	28	27	26	25	24		
			Pattern3		400 C	(22			
23	22	21	20	19	18	17	16		
	Pattern2								
15	14	13	12	11	10	9	8		
			Pattern'	1		200	(0)		
7	6	5	4	3	2	1	0		
			Patterno	Pattern0					

Bits	Descriptions	
		Bits 31-24 Pattern 3 Register
		When pattern is monochrome, this is the 4th line of the $8\times8$ pattern.
		Bits 23-16 Pattern 2 Register
[24 0]	Dottorn Croup A	When pattern is monochrome, this is the 3rd line of the $8\times8$ pattern.
[31:0]	Pattern Group A	Bits 15-8 Pattern 1 Register
		When pattern is monochrome, this is the 2nd line of the 8×8 pattern.
100000	G.	Bits 7-0 Pattern 0 Register
1600	5. 4. S.	When pattern is monochrome, this is the 1st line of the $8\times 8$ pattern.
		495 Publication Release Date: Jun. 18, 2010 Revision: A4



# **Graphic Engine Pattern Group B Register**

Register	Address	R/W	Description	Reset Value
2D_GEPTNB	0xB000_B054	R/W	Graphic Engine Pattern Group B	0x0000_0000

					LPA TON		
31	30	29	28	27	26	25	24
Pattern7							
23	22	21	20	19	18	17	16
Pattern6							
15	14	13	12	11	10	9	8
			Patterns	5		200	(0)
7	6	5	4	3	2	1	0
			Pattern4	1			75
-							

Bits	Descriptions	
[31:0]	Pattern Group B	Bits 31-24 Pattern 7 Register This is the 8th line of the 8×8 pattern. Bits 23-16 Pattern 6 Register This is the 7th line of the 8×8 pattern. Bits 15-8 Pattern 5 Register This is the 6th line of the 8×8 pattern. Bits 7-0 Pattern 4 Register This is the 5th line of the 8×8 pattern.

496

Publication Release Date: Jun. 18, 2010



## **Graphic Engine Write Plane Mask Register**

Register	Address	R/W	Description	Reset Value
2D_GEWPM	0xB000_B058	R/W	Graphic Engine Write Plane Mask	0x0000_0000

31	30	29	28	27	26	25	24
			Reserve	d	74		
23	22	21	20	19	18	17	16
		Writ	e Plane Masl	c [23:16]	,	40	
15	14	13	12	11	10	9	8
Write Plane Mask [15:8]							
7	6	5	4	3	2	1	0
_	Write Plane Mask [7:0]						

Bits	Descriptions	
[23:0]	Write Plane Mask	24-bit Write Plane Mask  These bits specify which bits within each pixel are subject to update by the Graphics Engine. A one enable writing to the corresponding bit plane and a 0 inhibits writing to the corresponding bit plane. Only the corresponding number of bits-per-pixel in the display mode is required in the register.



# **Graphic Engine Miscellaneous Control Register**

Register	Address	R/W	Description	Reset Value
2D_GEMC	0xB000_B05C	R/W	Graphic Engine Miscellaneous Control	0x0000_0000

				71111				
31	30	29	28	27	26	25	24	
	LINE STYLE PATTERN 1/ Alpha Blending Source Ks							
23	22	21	20	19	18	17	16	
LINE STYLE PATTERN 0/ Alpha Blending Destination Kd								
15	14	13	12	11	10	9	8	
	FIFO S	STATUS		EMPTY	FULL	BitBItSTS	BUSY	
7	6	5	4	3	2	1	0	
RST_GE2D	RST_FIFO	ВР	Р	BLT_MD		BLT_TYPE	25	

Bits	Descriptions	
[31:16]	Line Style Pattern1 Line Style Pattern0	Bits 31-16 16-bit line style pattern for Bresenham line drawing.
[31:16]	Alpha Blending Ks and Kd	Bits 31-24 Bits 23-16 8-bit alpha blending factor Ks for source data and 8-bit alpha blending factor Kd for destination data.
[15:12]	FIFO Status	GE FIFO counter status $0000 \sim 0111 = \text{FIFO current level}$ $0000 = \text{empty and } 1000 = \text{full}$
[11]	EMPTY	FIFO empty status  0 = Not empty  1 = Empty
[10]	FULL	FIFO full status  0 = Not full  1 = Full

498

Publication Release Date: Jun. 18, 2010



[9]	BitBLT_STS	GE BitBLT operation complete status  0 = No complete status occur  1 = BitBLT operation complete status occur					
[8]	BUSY	GE Operation status  0 = Ready, No GE operation  1 = Busy, GE operation is still under working					
[7]	RST_GE2D	Bit 7 1 = Reset GE2D.					
[6]	RST_FIFO	Bit 6 1 = Reset FIFO.					
[5:4]	Bit Per Pixel	Bits 5-4 Graphics Engine Pixel Depth $00 = 8\text{-bit}$ $01 = 16\text{-bit}$ $10 = 32\text{-bit}$ $11 = \text{reserved}$					
[3]	BLT_MODE	0 = BitBLT type is according to GEC control bits 1 = BitBLT type follows BLT_TYPE[2:0] setting as below					
[2:0]	BLT_TYPE	Bits 2-0 BitBLT Type Setting  000 = HostBLT (write mode)  001 = HostBLT (read mode)  010 = SolidFillBLT  011 = PatternBLT  100 = BlockMoveBLT  101 = Color/Font Expansion BLT  110 = Monochrome Transparent BLT					

#### 7.13UART Controller

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from the CPU. There are three UART blocks and accessory logic in this chip.



#### 7.13.1 UART Feature Description

#### 7.13.1.1 UARTO

UARTO is a general UART block without Modem I/O signals.

UARTO	300
Clock Source	External Crystal
UART Type	General UART
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	None
<b>Accessory Function</b>	None
I/O pin	TXD0, RXD0

#### 7.13.1.2 UART1

UART1 is a high speed UART. The FIFO has 64-byte for receiving and 64-byte for transmitting. The clock source is programmable in chip clock generator.

UART1	
Clock Source	External Crystal or internal PLL (Programmable)
UART Type	High speed UART
FIFO Number	64-byte receiving FIFO and 64 byte transmitting FIFO
Modem Function	None
Accessory Function	None
I/O pin	TXD1, RXD1

#### 7.13.1.3 UART2

UART2 is a general UART with IrDA SIR.

UART2	
Clock Source	External Crystal
UART Type	General UART
FIFO Number	16-byte receiving FIFO and 16 byte transmitting FIFO
Modem Function	none
Accessory Function	IrDA SIR

500

Publication Release Date: Jun. 18, 2010



		*A
I/O pin	TXD2, RXD2	On the

#### **UART Control Registers Map** 7.13.2

 $\mathbf{R}$ : read only,  $\mathbf{W}$ : write only,  $\mathbf{R}/\mathbf{W}$ : both read and write,  $\mathbf{C}$ : Only value 0 can be written

Register	Offset	R/W	Description	Condition	Reset Value
UARTO : U	ART_BA = 0xB800	_0000	- O	20	
RBR	0xB800_0100	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0100	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0104	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0100	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0104	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0108	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0108	W	FIFO Control Register		Undefined
LCR	0xB800_010C	R/W	Line Control Register		0x0000_0000
LSR	0xB800_0114	R	Line Status Register		0x6060_6060
TOR	0xB800_011C	R/W	Time Out Register		0x0000_0000
UART1 : U	ART_BA = 0xB800	_0100			
RBR	0xB800_0100	R	Receive Buffer Register	DLAB = 0	Undefined
THR	0xB800_0100	W	Transmit Holding Register	DLAB = 0	Undefined
IER	0xB800_0104	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0100	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0104	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0108	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0108	W	FIFO Control Register		Undefined
LCR	0xB800_010C	R/W	Line Control Register		0x0000_0000
LSR	0xB800_0114	R	Line Status Register		0x6060_6060
TOR	0xB800_011C	R/W	Time Out Register		0x0000_0000

UART2 : UART_BA = 0xB800_0200							
RBR	0xB800_0200	R	Receive Buffer Register	DLAB = 0	Undefined		
THR	0xB800_0200	W	Transmit Holding Register	DLAB = 0	Undefined		

501

Publication Release Date: Jun. 18, 2010



IER	0xB800_0204	R/W	Interrupt Enable Register	DLAB = 0	0x0000_0000
DLL	0xB800_0200	R/W	Divisor Latch Register (LS)	DLAB = 1	0x0000_0000
DLM	0xB800_0204	R/W	Divisor Latch Register (MS)	DLAB = 1	0x0000_0000
IIR	0xB800_0208	R	Interrupt Identification Register		0x8181_8181
FCR	0xB800_0208	W	FIFO Control Register		Undefined
LCR	0xB800_020C	R/W	Line Control Register	(A)_	0x0000_0000
LSR	0xB800_0214	R	Line Status Register	2 (Cs.	0x6060_6060
TOR	0xB800_021C	R/W	Time Out Register	1	0x0000_0000
IRCR	0xB800_0220	R/W	IrDA Control Register	20 (0	0x0000_0040



# **Receive Buffer Register (RBR)**

Register	Offset	R/W	Description	Reset Value
RBR	0XB800_0x00	R	Receive Buffer Register (DLAB = 0)	Undefined

7	6	5	4	3	2	1	0
	_		8-bit Rece	eived Data	Sil	S	

Bits		Descriptions
[7:0]	8-bit Receive d Data	By reading this register, the UART will return an 8-bit data received from SIN pin (LSB first).

503

Publication Release Date: Jun. 18, 2010



# **Transmit Holding Register (THR)**

Register	offset	R/W	Description	Reset Value
THR	0XB800_0x00	W	Transmit Holding Register (DLAB = 0)	Undefined

7	6	5	4	3	2	1	0
			8-bit Trans	mitted Data	Sil	S	

Bits		Descriptions
[7:0]	8-bit Transmitte d Data	By writing to this register, the UART will send out an 8-bit data through the SOUT pin (LSB first).

504

Publication Release Date: Jun. 18, 2010



# **Interrupt Enable Register (IER)**

Register	offset	R/W	Description	Reset Value
IER	0XB800_0x04	R/W	Interrupt Enable Register (DLAB = 0)	0x0000.0000

7	6	5	4	3	2	1	0
RESERVED				MSIE	RLSIE	THREIE	RDAIE

Bits		Descriptions
[3]	MSIE	MODEM Status Interrupt (Irpt_MOS) Enable  • 0 = Mask off Irpt_MOS  • 1 = Enable Irpt_MOS
[2]	RLSIE	Receive Line Status Interrupt (Irpt_RLS) Enable  • 0 = Mask off Irpt_RLS  • 1 = Enable Irpt_RLS
[1]	THREIE	Transmit Holding Register Empty Interrupt (Irpt_THRE) Enable  • 0 = Mask off Irpt_THRE  • 1 = Enable Irpt_THRE
[0]	RDAIE	Receive Data Available Interrupt (Irpt_RDA) Enable and Time-out Interrupt (Irpt_TOUT) Enable  • 0 = Mask off Irpt_RDA and Irpt_TOUT  • 1 = Enable Irpt_RDA and Irpt_TOUT
		505 Publication Release Date: Jun. 18, 2010 Revision: A4



# Divider Latch (Low Byte) Register (DLL)

Register	Offset	R/W	Description	Reset Value
DLL	0XB800_0x00	R/W	Divisor Latch Register (LS) (DLAB = 1)	0x0000_0000

7	6	5	4	3	2	1	0
		Ва	ud Rate Divi	der (Low By	te)	S	

Bits	Descriptions				
[7:0]	Baud Rate Divisor (Low Byte)	The low byte of the baud rate divider			

Publication Release Date: Jun. 18, 2010



### Divisor Latch (High Byte) Register (DLM)

Register	Offset	R/W	Description	Reset Value
DLM	0XB800_0x04	R/W	Divisor Latch Register (MS) (DLAB = 1)	0x0000_0000

7	6	5	4	3	2	1	0
		Baı	ud Rate Divi	der (High By	rte)	S	

Bits	Descriptions				
[7:0]	Baud Rate Divisor (High Byte)	The high byte of the baud rate divider	C. Charles		

507

This 16-bit divider {DLM, DLL} is used to determine the baud rate as follows

Baud Rate = Crystal Clock / {16 \* [Divisor + 2]}

Note: This definition is different from 16550

Publication Release Date: Jun. 18, 2010



# Interrupt Identification Register (IIR)

Register	Offset	R/W	Description	Reset Value
IIR	0XB800_0x08	R	Interrupt Identification Register	0x8181_8181

7	6	5	4	3	2	1	0
FMES	RFTLS		DMS	IID O		S	NIP

Bits	Description	ns
		FIFO Mode Enable Status
[7]	[7] <b>FMES</b>	This bit indicates whether the FIFO mode is enabled or not. Since the FIFO mode is always enabled, this bit always shows the logical 1 when CPU is reading this register.
		Rx FIFO Threshold Level Status
[6:5]	[6:5] <b>RFTLS</b>	These bits show the current setting of receiver FIFO threshold level (RTHO). The meaning of RTHO is defined in the following FCR description.
		DMA Mode Select
[4]	[4] DMS	The DMA function is not implemented in this version. When reading IIR, the DMS is always returned 0.
[3:1]	IID	Interrupt Identification
[3.1]	110	The IID together with NIP indicates the current interrupt request from UART.
[0]	AUD	No Interrupt Pending
[0]	NIP	There is no pending interrupt.

# **Interrupt Control Functions**

IIR [3:0]	Priority	Interrupt Type	Interrupt Source	Interrupt Reset control	
1	%	None	None		
0110	Highest	Receiver Line Status (Irpt_RLS)	Overrun error, parity error, framing error, or break interrupt	Reading the LSR	


508

Publication Release Date: Jun. 18, 2010



IIR [3:0]	Priority	Interrupt Type	Interrupt Source	Interrupt Reset control
0100	Second	Received Data Available (Irpt_RDA)	Receiver FIFO threshold level is reached	Receiver FIFO drops below the threshold level
1100	Second	Receiver FIFO Time- out (Irpt_TOUT)	Receiver FIFO is non- empty and no activities are occurred in the receiver FIFO during the TOR defined time duration	Reading the RBR
0010	Third	Transmitter Holing Register Empty (Irpt_THRE)	Transmitter holding register empty	Reading the IIR (if source of interrupt is Irpt_THRE) or writing into the THR
0000	Fourth	MODEM Status (Irpt_MOS)	The CTS bits are changing state.	Reading the MSR (optional)

Note: These definitions of bit 7, bit 6, bit 5, and bit 4 are different from the 16550.



509



# **FIFO Control Register (FCR)**

Register	Offset	R/W	Description	Reset Value
FCR	0XB800_0x08	W	FIFO Control Register	Undefined

7	6	5	4	3	2	1	0
	RF	ITL		DMS	TFR	RFR	FME

Bits	Descripti	ons										
		Rx FIFO	Rx FIFO Interrupt (Irpt_RDA) Trigger Level									
			RFITL [7:4]	Trigger Level			RFITL[7:4]	Trigger Level	9			
		UARTO	00xx	01 bytes			0000	01 bytes	1			
		UART2	01xx	04 bytes			0001	04 bytes	1			
[7:4]	RFITL		10xx	08 bytes			0010	08 bytes	†			
[/. 1]	KITIE		11xx	14 bytes		UART1	0011	14 bytes	<del>-</del>			
							0100	30 bytes	1			
						0101	46 bytes	1				
光						others	62 bytes	†				
2									<b>-</b>			
[3]	DMS		de Select	implemente	d in this	s version			<u> </u>			
	100 V	Tx FIFO	Reset									
[2]	TFR	becomes	nis bit will gene empty (Tx poi cally after the r	nter is reset	to 0) a	after suc						
		Rx FIFO Reset										
[1]	RFR											

510

Publication Release Date: Jun. 18, 2010



Bits	Description	Descriptions							
[0]	FME	FIFO Mode Enable  Because UART is always operating in the FIFO mode, writing this bit has no effect while reading always gets logical one. This bit must be 1 when other FCR bits are written to; otherwise, they will not be programmed.							



# **Line Control Register (LCR)**

Register	offset	R/W	Description	Reset Value
LCR	0XB800_0x0C	R/W	Line Control Register	0x0000_0000

7	6	5	4	3	2	1	0
DLAB	ВСВ	SPE	EPE	PBE	NSB	WLS	

	Descriptions
	Divider Latch Access Bit
DLAB	0 = It is used to access RBR, THR or IER.
	1 = It is used to access Divisor Latch Registers {DLL, DLM}.
	Break Control Bit
ВСВ	When this bit is set to logic 1, the serial data output (SOUT) is forced to the Spacing State (logic 0). This bit acts only on SOUT and has no effect on the transmitter logic.
	Stick Parity Enable
5] <b>SPE</b>	0 = Disable stick parity
	1 = Parity bit is transmitted and checked as a logic 1 if bit 4 is 0 (odd parity), or as a logic 0 if bit 4 is 1 (even parity). This bit has effect only when bit 3 (parity bit enable) is set.
D.	Even Parity Enable
7	0 = Odd number of logic 1's are transmitted or checked in the data word and parity bits.
	1 = Even number of logic 1's are transmitted or checked in the data word and parity bits.
	This bit has effect only when bit 3 (parity bit enable) is set.
5	Parity Bit Enable
PBE	0 = Parity bit is not generated (transmit data) or checked (receive data) during transfer.
	1 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.
	BCB

Publication Release Date: Jun. 18, 2010



Bits				Descriptio	ns				
		Numl	ber of "STOP	bit"	IIII. III				
		0=	One " STOP b	it" is generated in the	transmitted data				
[2]	NSB		1= One and a half "STOP bit" is generated in the transmitted data when 5-bit word length is selected;						
	Two "STOP bit" is generated when 6-, 7- and 8-bit word length is se								
		Word	l Length Sele	ect	36 91				
		_							
			WLS[1:0]	Character length					
[1:0]	WLS		00	5 bits	29 m				
			01	6 bits					
			10	7 bits	27				
			11	8 bits					



# **Line Status Control Register (LSR)**

Register	Offset	R/W	Description	Reset Value
LSR	0XB800_0x14	R	Line Status Register	0x6060_6060

7	6	5	4	3	2	1	0
ERR_Rx	TE	THRE	BH	FEI	PEI	OEI	RFDR

Bits	Description	ons
		Rx FIFO Error
[7]		0 = Rx FIFO works normally
	ERR_Rx	1 = There is at least one parity error (PE), framing error (FE), or break indication (BI) in the FIFO. ERR_Rx is cleared when CPU reads the LSR and if there are no subsequent errors in the Rx FIFO.
		Transmitter Empty
[6]	TE	0 = Either Transmitter Holding Register ( <b>THR</b> - Tx FIFO) or Transmitter Shift Register ( <b>TSR</b> ) are not empty.
		1 = Both THR and TSR are empty.
		Transmitter Holding Register Empty
SE		0 = THR is not empty.
[5]	THRE	1 = THR is empty.
	A.	THRE is set when the last data word of Tx FIFO is transferred to Transmitter Shift Register (TSR). The CPU resets this bit when the THR (or Tx FIFO) is loaded. This bit also causes the UART to issue an interrupt (Irpt_THRE) to the CPU when IER $[1] = 1$ .
1	OF THE	Break Interrupt Indicator
[4]	BH	This bit is set to a logic 1 whenever the received data input is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits) and is reset whenever the CPU reads the contents of the LSR.
		Framing Error Indicator
[3]	FEI	This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as a logic 0), and is reset whenever the CPU reads the contents of the LSR.

Publication Release Date: Jun. 18, 2010



Bits	Descripti	escriptions								
		Parity Error Indicator								
[2]	PEI	This bit is set to logic 1 whenever the received character does not have a valid "parity bit", and is reset whenever the CPU reads the contents of the LSR.								
		Overrun Error Indicator								
[1]	OEI	An overrun error will occur only after the Rx FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the Rx FIFO. OE is indicated to the CPU as soon as it happens and is reset whenever the CPU reads the contents of the LSR.								
		Rx FIFO Data Ready								
[0]	RFDR	0 = Rx FIFO is empty								
		1 = Rx FIFO contains at least 1 received data word.								

LSR [4:2] (BII, FEI, PEI) are revealed to the CPU when its associated character is at the top of the Rx FIFO. These three error indicators are reset whenever the CPU reads the contents of the LSR.

LSR [4:1] (BII, FEI, PEI, OEI) are the error conditions that produce a "receiver line status interrupt" (Irpt\_RLS) when IER [2] =1. Reading LSR clears Irpt\_RLS. Writing LSR is a null operation (not suggested).

Publication Release Date: Jun. 18, 2010



### Time-Out Register (TOR)

Register	offset	R/W	Description	Reset Value
TOR	0XB800_0x1C	R/W	Time Out Register	0x0000_0000

7	6	5	4	3	2	1	0
TOIE				TOIC	576	Cs.	

Bits		Descriptions					
[7]	TOIE	Time Out Interrupt Enable  The feature of receiver time out interrupt is enabled only when TOR [7] = IER [0] = 1.					
[6:0]	тоіс	Time Out Interrupt Comparator  The time out counter resets and starts counting (the counting clock = baud rate) whenever the Rx FIFO receives a new data word. Once the content of time out counter (TOUT_CNT) is equal to that of time out interrupt comparator (TOIC), a receiver time out interrupt (Irpt_TOUT) is generated if TOR [7] = IER [0] = 1. A new incoming data word or Rx FIFO empty clears Irpt_TOUT.					

Publication Release Date: Jun. 18, 2010



#### IrDA Control Register (IRCR)

Register	Offset	R/W	Description	Reset Value
IRCR	0xB800_0220	R/W	IrDA Control Register for UART2	0x0000_0040

7	6	5	4	3	2	1	0
Reserved	INV_Rx	INV_Tx		Reserved	8	Tx_SELECT	IrDA_EN

Bits		Descriptions	
[6]	INV_Rx	INV_Rx  1: Inverse Rx input signal  0: No inversion	C. Ten
[5]	INV_Tx	INV_Tx  1: Inverse Tx output signal  0: No inversion	
[1]	Tx_SELECT	Tx_SELECT  1: Enable IrDA transmitter  0: Enable IrDA receiver	
[0]	IrDA_EN	1: Enable IrDA block 0: Disable IrDA block	

#### 7.14 TIMER Controller

#### 7.14.1 General Timer Controller

The timer module includes five channels, TIMER0~TIMER4, they can easily be implemented as counting scheme. The timer can perform functions like frequency measurement, event counting, interval

Publication Release Date: Jun. 18, 2010



measurement, pulse generation, delay timing, and so on. The timer possesses features such as adjustable resolution, programmable counting period, and detailed information. The timer can generate an interrupt signal upon timeout, or provide the current value of count during operation.

The general TIMER Controller includes the following features

- Five channels with a 24-bit down counter and an interrupt request each
- Independent clock source for each channel
- Maximum uninterrupted time = (1 / 15 MHz) \* (255) \* (2^24 1), if TCLK = 15 MHz

#### 7.14.2 Watchdog Timer

The purpose of watchdog timer is to perform a system restart after the software running into a problem. This prevents system from hanging for an indefinite period of time. It is a free running timer with programmable time-out intervals. When the specified time internal expires, a system reset can be generated. If the watchdog timer reset function is enabled and the watchdog timer is not being reset before timing out, then the watchdog reset is activated after 1024 WDT clocks. Setting **WTE** in the register **WTCR** enables the watchdog timer.

The WTR should be set before making use of watchdog timer. This ensures that the watchdog timer restarts from a know state. The watchdog timer will start counting and time-out after a specified period of time. The time-out interval is selected by two bits, WTIS [1:0]. The WTR is self-clearing, i.e., after setting it, the hardware will automatically reset it. When timeout occurs, Watchdog Timer interrupt flag is set. Watchdog Timer waits for an additional 1024 WDT clock cycles before issuing a reset signal, if the WTRE is set. The WTRF will be set and the reset signal will last for 15 WDT clock cycles long. When used as a simple timer, the interrupt and reset functions are disabled. Watchdog Timer will set the WTIF each time a timeout occurs. The WTIF can be polled to check the status, and software can restart the timer by setting the WTR.

Publication Release Date: Jun. 18, 2010



#### 7.14.3 Timer Control Registers Map

R: read only, W: write only, R/W: both read and write, C: Only value 0 can be written

Register	Address	R/W/C	Description	Reset Value
TMR_BA =	0xB800_1000		1827	
TCSRO	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_0000
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_0000
TDRO	0xB800_1010	R	Timer Data Register 0	0x0000_0000
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_0000
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0400
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	0x0000_0005
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_0000
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_0000
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_0000
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_0000
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_0000
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_0000

Publication Release Date: Jun. 18, 2010



#### Timer Control and Status Register 0~4 (TCR0~TCR4)

Register	Address	R/W/C	Description	Reset Value
TCSR0	0xB800_1000	R/W	Timer Control and Status Register 0	0x0000_0005
TCSR1	0xB800_1004	R/W	Timer Control and Status Register 1	0x0000_0005
TCSR2	0xB800_1020	R/W	Timer Control and Status Register 2	0x0000_0005
TCSR3	0xB800_1024	R/W	Timer Control and Status Register 3	0x0000_0005
TCSR4	0xB800_1040	R/W	Timer Control and Status Register 4	0x0000_0005

							V.V.		
31	30	29	28	27	26	25	24		
RESERVED	CE	IE	МС	DE	CRST	CACT	RESERVED		
23	22	21	20	19	18	17	16		
			RES	SERVED		71	O TO		
15	14	13	12	11	10	9	8		
	RESERVED								
7	6	5	4	3	2	1	0		
	PRESCALE								

Bits		Descriptions	
[30]	CE	Counter Enable  0 = Stops counting  1 = Starts counting	
[29]	A LE	Interrupt Enable  0 = Disables timer interrupt  1 = Enables timer interrupt. If timer interrupt is enabled, the tir interrupt signal when the associated counter decrements to zero.	ner asserts its
		520 Publication Release Date:	Jun. 18, 2010 Revision: A4



		Timer Operating	g Mode				
		MODE [28:27]	Timer Operating Mode				
[28:27] <b>MODE</b>		00	The timer is operating in the one-shot mode. The associated interrupt signal is generated once (if IE is enabled) and CE is automatically cleared then.				
	MODE	01	The timer is operating in the periodic mode. The associated interrupt signal is generated periodically (if IE is enabled).				
		10	The timer is operating in the toggle mode. The associated interrupt signal is changing back and forth (if IE is enabled) with 50% duty cycle.				
		11	Reserved for further use				
		Counter Reset	75				
[26] CI	CRST	Set this bit will reset the TIMER counter, and also <b>force CEN to 0</b> .					
		0 = No effect.					
	1 = Reset Timer's pre-scale counter, internal 24-bit counter and CEN.						
		Timer is in Active					
[25]	CACT	0 = Timer is <b>not</b>	the counter status of timer.				
also l		1 = Timer is in a					
		Clock Pre-scale					
h -			yided by PRESCALE + 1 before it is fed to the counter (here				
[7:0]	PRESCALE		sidered as a decimal number). If PRESCALE = 0, then there is				
10							
	200						
			521 Publication Release Date: Jun. 18, 2010 Revision: A4				



# Timer Initial Count Register 0~4 (TICR0~TICR4)

Register	Address	R/W/C	Description	Reset Value
TICRO	0xB800_1008	R/W	Timer Initial Control Register 0	0x0000_00FF
TICR1	0xB800_100C	R/W	Timer Initial Control Register 1	0x0000_00FF
TICR2	0xB800_1028	R/W	Timer Initial Control Register 2	0x0000_00FF
TICR3	0xB800_102C	R/W	Timer Initial Control Register 3	0x0000_00FF
TICR4	0xB800_1048	R/W	Timer Initial Control Register 4	0x0000_00FF

						7 6 1			
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	TIC[23:16]								
15	14	13	12	11	10	9	8		
	TIC[15:8]								
7	6	5	4	3	2	1	0		
	TIC[7:0]								

Bits		Descriptions
do		Timer Initial Count
		This is a 24-bit value representing the initial count. Timer will reload this value whenever the counter is decremented to zero.
[23:0]	TIC	NOTE:
[23.0]	110	(1) Never write 0x0 in TIC, or the core will run into unknown state.
×.	6 4 T	(2) No matter CEN is 0 or 1, whenever software write a new value into this register, Timer will restart counting using this new value and abort previous count.

Publication Release Date: Jun. 18, 2010 Revision: A4



# Timer Data Register 0~4 (TDR0~TDR4)

Register	Address	R/W/C	Description	Reset Value
TDR0	0xB800_1010	R	Timer Data Register 0	0x0000_00FF
TDR1	0xB800_1014	R	Timer Data Register 1	0x0000_00FF
TDR2	0xB800_1030	R	Timer Data Register 2	0x0000_00FF
TDR3	0xB800_1034	R	Timer Data Register 3	0x0000_00FF
TDR4	0xB800_1050	R	Timer Data Register 4	0x0000_00FF

						7 6 3			
31	30	29	28	27	26	25	24		
	RESERVED								
23	22	21	20	19	18	17	16		
	TDR[23:16]								
15	14	13	12	11	10	9	8		
	TDR[15:8]								
7	6	5	4	3	2	1	0		
	TDR[7:0]								

Bits		Descriptions
[23:0]	TDR	Timer Data Register  The current count is registered in this 24-bit value.  NOTE:  Software can read a correct current value on this register only when CEN = 0, or the value represents here could not be a correct one.

523



# Timer Interrupt Status Register (TISR)

Register	Address	R/W/C	Description	Reset Value
TISR	0xB800_1018	R/C	Timer Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24	
			RESE	RVED	Sill	S		
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
RESERVED								
7	6	5	4	3	2	1	0	
	RESERVED		TIF4	TIF3	TIF2	TIF1	TIFO	

Bits	Descriptions					
[4]	TIF4	Timer Interrupt Flag 4  0 = It indicates that the timer 4 does not count down to zero yet. Software can reset this bit after the timer interrupt 4 had occurred.				
卷		<ul><li>1 = It indicates that the counter of timer 4 is decremented to zero;</li><li>NOTE: This bit is read only, but can be cleared by writing 1 to this bit.</li></ul>				
[3]	TIF3	Timer Interrupt Flag 3  0 = It indicates that the timer 3 does not count down to zero yet. Software can reset this bit after the timer interrupt 3 had occurred.  1 = It indicates that the counter of timer 3 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.				
[2]	TIF2	Timer Interrupt Flag 2  0 = It indicates that the timer 2 does not count down to zero yet. Software can reset this bit after the timer interrupt 2 had occurred.  1 = It indicates that the counter of timer 2 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.				

Publication Release Date: Jun. 18, 2010



[1]	TIF1	Timer Interrupt Flag 1  0 = It indicates that the timer 1 does not count down to zero yet. Software can reset this bit after the timer interrupt 1 had occurred.  1 = It indicates that the counter of timer 1 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
[0]	TIFO	Timer Interrupt Flag O  0 = It indicates that the timer 0 does not count down to zero yet. Software can reset this bit after the timer interrupt 0 had occurred.  1 = It indicates that the counter of timer 0 is decremented to zero;  NOTE: This bit is read only, but can be cleared by writing 1 to this bit.

Publication Release Date: Jun. 18, 2010



# Watchdog Timer Control Register (WTCR)

Register	Address	R/W/C	Description	Reset Value
WTCR	0xB800_101C	R/W	Watchdog Timer Control Register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			RE	SERVED		20	2
15	14	13	12	11	10	9	8
RESERVED			WTCLK	RESER'	VED		
7	6	5	4	3	2	1	0
WTE	WTIE	WTIS		WTIF	WTRF	WTRE	WTR

Bits	Descriptions				
		Watchdog Timer Clock			
		This bit is used for deciding whether the Watchdog timer clock input is divided by 256 or not. Clock source of Watchdog timer is Crystal input.			
[10]	WTCLK	0 = Using original clock input			
200		1 = The clock input will be divided by 256			
		<b>NOTE:</b> When WTTME = 1, set this bit has no effect on WDT clock (using original clock input).			
	P	Watchdog Timer Enable			
[7]	WTE	0 = Disable the watchdog timer			
×4.	2. X	1 = Enable the watchdog timer			
	C. 42	Watchdog Timer Interrupt Enable			
[6]	WTIE	0 = Disable the watchdog timer interrupt			
	Sh	1 = Enable the watchdog timer interrupt			

Publication Release Date: Jun. 18, 2010



		<b>W</b> atchdog <b>T</b>	imer Interval Se	elect					
			hosen, the reset		log timer. No matter wh urred 1024 clocks later th				
[5:4]	WTIS	WTIS	Interrupt Timeout	Reset Timeout	Real Time Interval (CLK=15MHz/256)				
		00	2 <sup>14</sup> clocks	2 <sup>14</sup> + 1024 clocks	0.28 sec.				
		01	2 <sup>16</sup> clocks	2 <sup>16</sup> + 1024 clocks	1.12 sec.				
		10	2 <sup>18</sup> clocks	2 <sup>18</sup> + 1024 clocks	4.47 sec.				
		11	2 <sup>20</sup> clocks	2 <sup>20</sup> + 1024 clocks	17.9 sec.				
		Watchdog	Timer Interrup	t Flag	20° 0				
[3]	WTIF	indicate that not enabled	t the watchdog i , then this bit inc		ardware will set this bit If the watchdog interrupt period has elapsed.				
			1 = Watchdog timer interrupt occurs						
		<b>NOTE</b> : This bit is read only, but can be cleared by writing 1 to this bit.							
[2]	WTRF	Watchdog Timer Reset Flag  When the watchdog timer initiates a reset, the hardware will set this bit. The flag can be read by software to determine the source of reset. Software responsible to clear it up manually. If WTRE is disabled, then the watchdot timer has no effect on this bit.  0 = Watchdog timer reset does not occur  1 = Watchdog timer reset occurs							
[1]	WTRE	Setting this 0 = Disable	Timer Reset En bit will enable th watchdog timer watchdog timer r	e watchdog timer reset reset function	function.				
		NOTE: This bit is read only, but can be cleared by writing 1 to this bit.							
		VI I	-		writing 1 to this bit.				



		Watchdog Timer Reset
[0]	WTR	This bit brings the watchdog timer into a known state. It helps reset the watchdog timer before a time-out situation occurring. Failing to set <b>WTR</b> before time-out will initiates an interrupt if <b>WTIE</b> is set. If <b>WTRE</b> is set, a watchdog timer reset will be generated 512 clocks after time-out. This bit is self-clearing.
		0 = No operation
		1 = Reset the contents of the watchdog timer



#### 7.15 Advanced Interrupt Controller

An *interrupt* temporarily changes the sequence of program execution to react to a particular event such as power failure, watchdog timer timeout, transmit/receive request from Ethernet MAC Controller, and so on. The CPU processor provides two modes of interrupt, the **Fast Interrupt (FIQ)** mode for critical session and the *Interrupt* (IRQ) mode for general purpose. The IRQ request is occurred when the nIRQ input is asserted. Similarly, the FIQ request is occurred when the nFIQ input is asserted. The FIQ has privilege over the IRQ and can preempt an ongoing IRQ. It is possible to ignore the FIQ and the IRQ by setting the F and I bits in the **current program status register (CPSR)**.

The Advanced Interrupt Controller (AIC) is capable of processing the interrupt requests up to 32 different sources. Currently, 23 interrupt sources are defined. Each interrupt source is uniquely assigned to an *interrupt channel*. For example, the watchdog timer interrupt is assigned to channel 1. The AIC implements a proprietary eight-level priority scheme that categories the available 23 interrupt sources into eight priority levels. Interrupt sources within the priority level 0 is the highest priority and the priority level 7 is the lowest. In order to make this scheme work properly, a certain priority level must be specified to each interrupt source during power-on initialization; otherwise, the system shall behave unexpectedly. Within each priority level, interrupt source that is positioned in a lower channel has a higher priority. Interrupt source that is active, enabled, and positioned in the lowest channel with priority level 0 is promoted to the FIQ. Interrupt sources within the priority levels other than 0 are routed to the IRQ. The IRQ can be preempted by the occurrence of the FIQ. Interrupt nesting is performed automatically by the AIC.

Though interrupt sources originated from the chip itself are intrinsically high-level sensitive, the AIC can be configured as either low-level sensitive, high-level sensitive, negative-edge triggered, or positive-edge triggered to each interrupt source.

The advanced interrupt controller includes the following features:

- External interrupts can be programmed as either edge-triggered or level-sensitive
- External interrupts can be programmed as either low-active or high-active
- Flags to reflect the status of each interrupt source
- Individual mask for each interrupt source
- Proprietary 8-level interrupt scheme to employ the priority scheme.
- Priority methodology is adopted to allow for interrupt daisy-chaining
- Automatically masking out the lower priority interrupt during interrupt nesting
- Automatically clearing the interrupt flag when the external interrupt source is programmed to be edgetriggered

Publication Release Date: Jun. 18, 2010



Priority	Name	Mode	Source
1 (Highest)	WDT_INT	Positive Level	Watch Dog Timer Interrupt
2	nIRQ_Group0	Positive Level	External Interrupt Group 0
3	nIRQ_Group1	Positive Level	ICE COMMTX/RX Interrupt
4	ACTL_INT	Positive Level	Audio Controller Interrupt
5	LCD_INT	Positive Level	LCD Controller Interrupt
6			Reserved
7	UART_INTO	Positive Level	UART Interrupt0
8	UART_INT1	Positive Level	UART Interrupt1
9	UART_INT2	Positive Level	UART Interrupt2
10			Reserved
11			Reserved
12	T_INTO	Positive Level	Timer Interrupt 0
13	T_INT1	Positive Level	Timer Interrupt 1
14	T_INT_Group	Positive Level	Timer Interrupt Group
15	USBH_INT_Group	Positive Level	USB Host Interrupt Group
16	EMCTx_INT	Positive Level	EMC Tx Interrupt
17	EMCRx_INT	Positive Level	EMC Rx Interrupt
18	GDMA_INT_Group	Positive Level	GDMA Interrupt Group
19	DMAC_INT	Positive Level	DMAC Interrupt
20	FMI_INT	Positive Level	FMI Interrupt
21	USBD_INT	Positive Level	USB Device Interrupt
22			Reserved
23	G2D_INT	Positive Level	2D Graphic Engine Interrupt
24			Reserved
25			Reserved
26	I2C_INT_Group	Positive Level	I2C Interrupt Group
27	USI_INT	Positive Level	USI Interrupt
28	PWM_INT	Positive Level	PWM Timer Interrupt
29	KPI_INT	Positive Level	Keypad Interrupt
30			Reserved
31	(29)	\	Reserved

530

Publication Release Date: Jun. 18, 2010



Interrupt Group	Interrupt Sources
External Interrupt Group 0	External Pins: nIRQ[2:0]
External Interrupt Group 1	ICE Signals : COMMRX,COMMTX
Timer Interrupt Group	TIMER2, TIMER3, and TIMER4
USB Host Interrupt Group	OHCI and EHCI USB Host Controller
GDMA Interrupt Group	GDMA0 and GDMA1
I2C interrupt Group	I2C Line 0 and I2C Line 1

#### 7.15.1 AIC Registers Map


Register	Address	R/W	Description	Reset Value
$AIC\_BA = OxE$	3800_2000			(2) (S)
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
AIC_SCR3	0xB800_200C	R/W	Source Control Register 3	0x0000_0047
AIC_SCR4	0xB800_2010	R/W	Source Control Register 4	0x0000_0047
AIC_SCR5	0xB800_2014	R/W	Source Control Register 5	0x0000_0047
AIC_SCR7	0xB800_201C	R/W	Source Control Register 7	0x0000_0047
AIC_SCR8	0xB800_2020	R/W	Source Control Register 8	0x0000_0047
AIC_SCR9	0xB800_2024	R/W	Source Control Register 9	0x0000_0047
AIC_SCR12	0xB800_2030	R/W	Source Control Register 12	0x0000_0047
AIC_SCR13	0xB800_2034	R/W	Source Control Register 13	0x0000_0047
AIC_SCR14	0xB800_2038	R/W	Source Control Register 14	0x0000_0047
AIC_SCR15	0xB800_203C	R/W	Source Control Register 15	0x0000_0047
AIC_SCR16	0xB800_2040	R/W	Source Control Register 16	0x0000_0047
AIC_SCR17	0xB800_2044	R/W	Source Control Register 17	0x0000_0047
AIC_SCR18	0xB800_2048	R/W	Source Control Register 18	0x0000_0047
AIC_SCR19	0xB800_204C	R/W	Source Control Register 19	0x0000_0047
AIC_SCR20	0xB800_2050	R/W	Source Control Register 20	0x0000_0047
AIC_SCR21	0xB800_2054	R/W	Source Control Register 21	0x0000_0047
AIC_SCR23	0xB800_205C	R/W	Source Control Register 23	0x0000_0047
AIC_SCR26	0xB800_2068	R/W	Source Control Register 26	0x0000_0047

531

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset Value
AIC_SCR27	0xB800_206C	R/W	Source Control Register 27	0x0000_0047
AIC_SCR28	0xB800_2070	R/W	Source Control Register 28	0x0000_0047
AIC_SCR29	0xB800_2074	R/W	Source Control Register 29	0x0000_0047
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000
AIC_GSCR	0xB800_208C	W/R	Interrupt Group Status Clear Register	0x0000_0000
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000
AIC_IMR	0xB800_2114	R	Interrupt Mask Register	0x0000_0000
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	N/A
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	N/A
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	N/A





# AIC Source Control Registers (AIC\_SCR1 ~ AIC\_SCR29)

Register	Address	R/W	Description	Reset Value
AIC_SCR1	0xB800_2004	R/W	Source Control Register 1	0x0000_0047
AIC_SCR2	0xB800_2008	R/W	Source Control Register 2	0x0000_0047
• • •	• • •	• • •		• • •
AIC_SCR29	0xB800_2074	R/W	Source Control Register 29	0x0000_0047

					76.90		
31	30	29	28	27	26	25	24
	RESERVED						
23	22	21	20	19	18	17	16
			RESE	RVED		(	11 6V
15	14	13	12	11	10	9	8
			RESE	RVED			6
7	6	5	4	3	2	1	0
SRC	ТҮРЕ	RESERVED				PRIORITY	

Bits	Descriptions						
おる		Interrupt Source Type  Whether an interrupt source is considered active or not by the AIC is subject to the settings of this field. Interrupt sources should be configured as level sensitive during normal operation unless in the testing situation.					
[7:6]	SRCTYPE	SRCTY	PE [7:6]	Interrupt Source Type			
100	10 m	0 0 Low-level Sensitive					
16	J. 142	0 1 High-level Sensitive					
	(G) 12.	1 0 Negative-edge Triggered					
	(C)	1	1	Positive-edge Triggered			

Publication Release Date: Jun. 18, 2010



Bits		Descriptions			
[2:0]	PRIORITY	Priority Level  Every interrupt source must be assigned a priority level during initiation.  Among them, priority level 0 has the highest priority and priority level 7 the lowest. Interrupt sources with priority level 0 are promoted to FIQ. Interrupt sources with priority level other than 0 belong to IRQ. For interrupt sources of the same priority level, which located in the lower channel number has			
		higher priority.			



# **External Interrupt Control Register (AIC\_IRQSC)**

Register	Address	R/W	Description	Reset Value
AIC_IRQSC	0xB800_2080	R/W	External Interrupt Control Register	0x0000_0000

					A - A - E- A - E				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RESE	RVED		2	1		
15	14	13	12	11	10	9	8		
			RESE	RVED		(e)	(6)		
7	6	5	4	3	2	1	0		
RESERVED		nIRQ2		nIRQ1		nlRQ0			

Bits				Descriptions			
		External Interrupt Source Type					
		nl	RQx	Interrupt Source Type	]		
		0 0		Low-level Sensitive	1		
[5:0]	nl RQ <i>x</i>	0	1	High-level Sensitive			
100		1	0	Negative-edge Triggered			
2		1	1	Positive-edge Triggered			
	P				-		
	70						

Publication Release Date: Jun. 18, 2010 Revision: A4



# Interrupt Group Enable Control Register (AIC\_GEN)

Register	Address	R/W	Description	Reset Value
AIC_GEN	0xB800_2084	R/W	Interrupt Group Enable Control Register	0x0000_0000

					1 4 1/4		
31	30	29	28	27	26	25	24
RESE	RVED	RESE	RVED	120	I2C		RVED
23	22	21	20	19	18	17	16
соммтх	COMMRX	GD	GDMA		0	TIMER	
15	14	13	12	11	10	9	8
		RESE	RVED			US	ВН
7	6	5	4	3	2	1	0
RESERVED					nIRQ[2:0]	000	

Bits		Descriptions
[27:26]	12C	I2C Controller Interrupt Group  Bit[27] is for I2C Line 1, Bit[26] is for Line 0  1: Interrupt Enable for each bit  0: Interrupt Disable for each bit
[23]	соммтх	1: COMMTX Interrupt Enable 0: COMMTX Interrupt Disable
[22]	COMMRX	ICE Communications Channel Receive Interrupt  1: COMMRX Interrupt Enable  0: COMMRX Interrupt Disable
[21:20]	GDMA	GDMA Controller Interrupt Group  Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0  1: Interrupt Enable for each bit  0: Interrupt Disable for each bit

Publication Release Date: Jun. 18, 2010



Bits		Descriptions						
[18:16]	TIMER	TIMER Controller Interrupt Group Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2  1: Interrupt Enable for each bit  0: Interrupt Disable for each bit						
[9:8]	USBH	USB Host Controller Interrupt Group Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller 1: Interrupt Enable for each bit 0: Interrupt Disable for each bit						
[2:0]	nIRQ[2:0]	External Interrupt Group 0  1: Interrupt Enable for each bit  0: Interrupt Disable for each bit						



# **Interrupt Group Active Status Register (AIC\_GASR)**

Register	Address	R/W	Description	Reset Value
AIC_GASR	0xB800_2088	R	Interrupt Group Active Status Register	0x0000_0000

				1/1/2000	- W W.		
31	30	29	28	27	26	25	24
RESERVED		RESERVED		I2C		RESE	RVED
23	22	21	20	19	18	17	16
COMMTX	COMMRX	GD	GDMA		0	TIMER	
15	14	13	12	11	10	9	8
		RESE	RVED			US	ВН
7	6	5	4	3	2	1	0
RESERVED					nIRQ[2:0]	672	

Bits		Descriptions
[27:26]	12C	I 2C Controller Interrupt Group Bit[27] is for I2C Line 1, Bit[26] is for Line 0
[23]	СОММТХ	ICE Communications channel transmit Interrupt This bit denotes that the comms channel transmit buffer is empty.
[22]	COMMRX	ICE Communications channel Receive Interrupt  This bit denotes that the comms channel receive buffer contains valid data waiting to be read.
[21:20]	GDMA	GDMA Controller Interrupt Group Bit[21] is for GDMA Channel 1, Bit[20] is for GDMA Channel 0
[18:16]	TIMER	TIMER Controller Interrupt Group Bit[18] is for TIMER4, Bit[17] is for TIMER3, and Bit[16] is for TIME2
[9:8]	USBH	USB Host Controller Interrupt Group  Bit[9] is for OHCI Host Controller, Bit[9] is for EHCI Host Controller
[2:0]	nIRQ[2:0]	External Interrupt Group 0

Publication Release Date: Jun. 18, 2010



# Interrupt Group Status Clear Register (AIC\_GSCR)

Register	Address	R/W	Description	Reset Value
AIC_GSCR	0xB800_208C	R/W	Interrupt Group Status Clear Register	0x0000_0000

31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
			RESE	RVED	0	2	X		
15	14	13	12	11	10	9	8		
			RESE	RVED		(0)	(6)		
7	6	5	4	3	2	1	0		
RESERVED						nIRQ[2:0]	O TUSO		

Bits	Descriptions			
[2:0]	nIRQ[2:0]	External Interrupt Group 0 Write 1: Clear the relative status bit, and this bit is auto clear to 0 Write 0: No action		

Publication Release Date: Jun. 18, 2010



### AIC Interrupt Raw Status Register (AIC\_IRSR)

Register	Address	R/W	Description	Reset Value
AIC_IRSR	0xB800_2100	R	Interrupt Raw Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IRS31	IRS30	IRS29	IRS28	IRS27	IRS26	IRS25	IRS24
23	22	21	20	19	18	17	16
IRS23	IRS22	IRS21	IRS20	IRS19	IRS18	IRS17	IRS16
15	14	13	12	11	10	9	8
IRS15	IRS14	IRS13	IRS12	IRS11	IRS10	IRS9	IRS8
7	6	5	4	3	2	1	0
IRS7	IRS6	IRS5	IRS4	IRS3	IRS2	IRS1	RESERVED

Bits	Descriptions		
[31:1]	IRS <i>x</i>	Interrupt Status Indicate the intrinsic status of the corresponding interrupt source 0 = Interrupt channel is in the voltage level 0 1 = Interrupt channel is in the voltage level 1	

540

This register records the intrinsic state within each interrupt channel.

:

Publication Release Date: Jun. 18, 2010



### AIC Interrupt Active Status Register (AIC\_IASR)

This register indicates the status of each interrupt channel in consideration of the interrupt source type as defined in the corresponding Source Control Register, but regardless of its mask setting.

Register	Address	R/W	Description	Reset Value
AIC_IASR	0xB800_2104	R	Interrupt Active Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IAS31	IAS30	IAS29	IAS28	IAS27	IAS26	IAS25	IAS24
23	22	21	20	19	18	17	16
IAS23	IAS22	IAS21	IAS20	IAS19	IAS18	IAS17	IAS16
15	14	13	12	11	10	9	8
IAS15	IAS14	IAS13	IAS12	IAS11	IAS10	IAS9	IAS8
7	6	5	4	3	2	1	0
IAS7	IAS6	IAS5	IAS4	IAS3	IAS2	IAS1	RESERVED

Bits	Descriptions			
[31:1]	IASx	Interrupt Active Status Indicate the status of the corresponding interrupt source 0 = Corresponding interrupt channel is inactive 1 = Corresponding interrupt channel is active		

:

Publication Release Date: Jun. 18, 2010



#### AIC Interrupt Status Register (AIC\_ISR)

This register identifies all interrupt channels whose are both active and enabled.

Register	Address	R/W	Description	Reset Value
AIC_ISR	0xB800_2108	R	Interrupt Status Register	0x0000_0000

31	30	29	28	27	26	25	24
IS31	IS30	IS29	IS28	IS27	IS26	IS25	IS24
23	22	21	20	19	18	17	16
IS23	IS22	IS21	IS20	IS19	IS18	IS17	IS16
15	14	13	12	11	10	9	8
IS15	IS14	IS13	IS12	IS11	IS10	IS9	IS8
7	6	5	4	3	2	1	0
IS7	IS6	185	IS4	IS3	IS2	IS1	RESERVED

Bits		Descriptions
		Interrupt Status
		Indicates the status of corresponding interrupt channel
1262		0 = Two possibilities:
[31:1]	IS <i>x</i>	<ol> <li>The corresponding interrupt channel is inactive no matter whether it is enabled or disabled;</li> </ol>
12		(2) It is active but not enabled
	龙	1 = Corresponding interrupt channel is both active and enabled (can assert an interrupt)
		542 Publication Release Date: Jun. 18, 2010 Revision: A4



#### **AIC IRQ Priority Encoding Register (AIC\_IPER)**

When the AIC generates the interrupt, **VECTOR** represents the interrupt channel number that is active, enabled, and has the highest priority. If the representing interrupt channel possesses a priority level 0, then the interrupt asserted is FIQ; otherwise, it is IRQ. The value of **VECTOR** is copied to the register AIC\_ISNR thereafter by the AIC. *This register was restored a value 0 after it was read by the interrupt handler.* This register can help indexing into a branch table to quickly jump to the corresponding interrupt service routine.

Register	Address	R/W	Description	Reset Value
AIC_IPER	0xB800_210C	R	Interrupt Priority Encoding Register	0x0000_0000

31	30	29	28	27	26	25	24
0	0	0	0	0	0	0 %	0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
RESERVED	VED VECTOR				0	0	

Bit	s	Descriptions					
[6::	2]	VECTOR	<pre>Interrupt Vector 0 = no interrupt occurs 1 ~ 31 = representing the interrupt channel that is active, enabled, and having the highest priority</pre>				

Publication Release Date: Jun. 18, 2010



### AIC Interrupt Source Number Register (AIC\_ISNR)

The purpose of this register is to record the interrupt channel number that is active, enabled, and has the highest priority.

Register	Address	R/W	Description	Reset Value
AIC_ISNR	0xB800_2110	R	Interrupt Source Number Register	0x0000_0000

					2.0		
31	30	29	28	27	26	25	24
0	0	0	0	0	0	0	0 0
23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
7	6	5	4	3	2	1	0
0	0	0	IRQID				

Bits	Descriptions			
[4:0]	IRQID	IRQ Identification Stands for the interrupt channel number		

Publication Release Date: Jun. 18, 2010



### AIC Interrupt Mask Register (AIC\_IMR)

Register	Address	R/W	Description	Reset Value
AIC_IMR	0xB800_2114	R	Interrupt Mask Register	0x0000_0000

				//			
31	30	29	28	27	26	25	24
IM31	IM30	IM29	IM28	IM27	IM26	IM25	IM24
23	22	21	20	19	18	17	16
IM23	IM22	IM21	IM20	IM19	IM18	IM17	IM16
15	14	13	12	11	10	9	8
IM15	IM14	IM13	IM12	IM11	IM10	IM9	IM8
7	6	5	4	3	2	1	0
IM7	IM6	IM5	IM4	IM3	IM2	IM1	RESERVED

Bits		Descriptions					
[31:1]	IM <i>x</i>	Interrupt Mask  This bit determines whether the corresponding interrupt channel is enabled or disabled. Every interrupt channel can be active no matter whether it is enabled or disabled. If an interrupt channel is enabled, it does not definitely mean it is active. Every interrupt channel can be authorized by the AIC only when it is both active and enabled.  0 = Corresponding interrupt channel is disabled  1 = Corresponding interrupt channel is enabled					

545

:

Publication Release Date: Jun. 18, 2010



#### AIC Output Interrupt Status Register (AIC\_OISR)

The AIC classifies the interrupt into FIQ and IRQ. This register indicates whether the asserted interrupt is FIQ or IRQ. If both IRQ and FIQ are equal to 0, it means there is no interrupt occurred.

Register	Address	R/W	Description	Reset Value
AIC_OISR	0xB800_2118	R	Output Interrupt Status Register	0x0000_0000

31	30		,				
	30	29	28	27	26	25	24
	RESERVED						
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
RESERVED							S.
7	6	5	4	3	2	1	0
RESERVED					IRQ	FIQ	

Bits	Descriptions					
[1]	IRQ	Interrupt Request  0 = nIRQ line is inactive.  1 = nIRQ line is active.				
[0]	FIQ	Fast Interrupt Request  0 = nFIQ line is inactive.  1 = nFIQ line is active				
		546	Publication Release Date: Jun. 18, 2010 Revision: A4			



### AIC Mask Enable Command Register (AIC\_MECR)

Register	Address	R/W	Description	Reset Value
AIC_MECR	0xB800_2120	W	Mask Enable Command Register	Undefined

31	30	29	28	27	26	25	24
MEC31	MEC30	MEC29	MEC28	MEC27	MEC26	MEC25	MEC24
23	22	21	20	19	18	17	16
MEC23	MEC22	MEC21	MEC20	MEC19	MEC18	MEC17	MEC16
15	14	13	12	11	10	9	8
MEC15	MEC14	MEC13	MEC12	MEC11	MEC10	MEC9	MEC8
7	6	5	4	3	2	1	0
MEC7	MEC6	MEC5	MEC4	MEC3	MEC2	MEC1	RESERVED

Bits	Descriptions				
[31:1]	MEC <i>x</i>	Mask Enable Command  0 = No effect  1 = Enables the corresponding interrupt channel  MEC6, MEC10, MEC11, MEC22, MEC24, MEC29, MEC30 and MEC31 have to set 0 for the reserved interrupt source. They should not be enabled the corresponding interrupt channels.			

:

Publication Release Date: Jun. 18, 2010 Revision: A4



### AIC Mask Disable Command Register (AIC\_MDCR)

Register	Address	R/W	Description	Reset Value
AIC_MDCR	0xB800_2124	W	Mask Disable Command Register	Undefined

31	30	29	28	27	26	25	24
MDC31	MDC30	MDC29	MDC28	MDC27	MDC26	MDC25	MDC24
23	22	21	20	19	18	17	16
MDC23	MDC22	MDC21	MDC20	MDC19	MDC18	MDC17	MDC16
15	14	13	12	11	10	9	8
MDC15	MDC14	MDC13	MDC12	MDC11	MDC10	MDC9	MDC8
7	6	5	4	3	2	1	0
MDC7	MDC6	MDC5	MDC4	MDC3	MDC2	MDC1	RESERVED

Bits		Descriptions			
[31:1]	MDC <i>x</i>	Mask Disable Command  0 = No effect  1 = Disables the corresponding interrupt channel			

Publication Release Date: Jun. 18, 2010



#### AIC End of Service Command Register (AIC\_EOSCR)

This register is used by the interrupt service routine to indicate that it is completely served. Thus, the interrupt handler can write any value to this register to indicate the end of its interrupt service.

Register	Address	R/W	Description	Reset Value
AIC_EOSCR	0xB800_2130	W	End of Service Command Register	N/A

31	30	29	28	27	26	25	24
						(C)	
23	22	21	20	19	18	17	16
							23- 0
15	14	13	12	11	10	9	8
							720
7	6	5	4	3	2	1	0

#### 7.16 General-Purpose Input/Output (GPIO)

#### 7.16.1 Overview

The General-Purpose Input/Output (**GPIO**) module possesses 54 pins, and serves as multiple function purposes. Each port can be easily configured by software to meet various system configurations and design requirements. Software must define which function of each pin is used before starting the main program. If a pin is not used for multiplexed functions, the pin can be configured as I/O ports.

These 52 IO pins are divided into 6 groups according to its peripheral interface definition.

PortC: 15-pin input/output port

PortD: 8-pin input/output port

PortE: 7-pin input/output port

PortF: 10-pin input/output port

PortG: 9-pin input/output port

PortH: 3-pin input/output port

Publication Release Date: Jun. 18, 2010



#### 7.16.2 **GPIO Multiplexed Functions Table**

GPIO Group	Shared Interface
GPIOC (15 pins)	NAND Flash / KPI Interface
GPIOC[0]	SM_CSOn / KPI_ROW[0]
GPIOC[1]	SM_ALE / KPI_ROW[1]
GPIOC[2]	SM_CLE / KPI_ROW[2]
GPIOC[3]	SM_WEn / KPI_ROW[3]
GPIOC[4]	SM_REn
GPIOC[5]	SM_WPn
GPIOC[6]	SM_RBn
GPIOC[7]	SM_D[0] / KPI_COL[0]
GPIOC[8]	SM_D[1] / KPI_COL[1]
GPIOC[9]	SM_D[2] / KPI_COL[2]
GPIOC[10]	SM_D[3] / KPI_COL[3]
GPIOC[11]	SM_D[4] / KPI_COL[4]
GPIOC[12]	SM_D[5] / KPI_COL[5]
GPIOC[13]	SM_D[6] / KPI_COL[6]
GPIOC[14]	SM_D[7] / KPI_COL[7]
GPIOD (8 pins)	SD(SDIO) Interface
GPIOD[0]	SD_CMD
GPIOD[1]	SD_CLK
GPIOD[2]	SD_DATO
GPIOD[3]	SD_DAT1
GPIOD[4]	SD_DAT2
GPIOD[5]	SD_DAT3
GPIOD[6]	SD_CDn
GPIOD[8]	SD_nPWR
GPIOE (7 pins)	UART Interface
GPIOE[0]	TXDO
GPIOE[1]	RXDO

550



GPIOE[2]	TXD1
GPIOE[3]	RXD1
GPIOE[6]	TXD2(IrDA)
GPIOE[7]	RXD2(IrDA)
GPIOE[13]	GPIOE13
	(3)
GPIOF (10 pins)	RMII Interface
GPIOF[0]	PHY_MDC
GPIOF [1]	PHY_MDIO
GPIOF [3:2]	PHY_TXD [1:0]
GPIOF [4]	PHY_TXEN
GPIOF [5]	PHY_REFCLK
GPIOF [7:6]	PHY_RXD [1:0]
GPIOF [8]	PHY_CRSDV
GPIOF [9]	PHY_RXERR
GPIOG (9 pins)	I2C/USI
	AC97/12S/PWM Interface
GPIOG[0]	SCLO /
	SFRM
GPIOG[1]	SDAO /
	SSPTXD
GPIOG[2]	SCL1 /
	SCLK
GPIOG[3]	SDA1 /
	SSPRXD
GPIOG[12]	AC97_nRESET /
	12S_SYSCLK
GPIOG[13]	AC97_DATAI /
47.	I2S_DATAI /
2000	PWM [0]
GPIOG[14]	AC97_DATAO /
Sall	I2S_DATAO /
492 6	PWM [1]
GPIOG[15]	AC97_SYNC /
60	12S_WS /
	PWM [2]



GPIOG[16]	AC97_BITCLK / I2S_BITCLK / PWM [3]
GPIOH (3 pins)	nIRQ Interface
GPIOH[2:0]	nIRQ[2:0]

#### 7.16.3 GPIO Control Registers Map

Register	Address	R/W	Description	Reset Value
GPIO_BA = 0xB800	0_3000		76	0%
GPIOC_DIR	0xB800_3004	R/W	GPIO portC direction control register	0x0000_0000
GPIOC_DATAOUT	0xB800_3008	R/W	GPIO portC data output register	0x0000_0000
GPIOC_DATAIN	0xB800_300C	R	GPIO portC data input register	N/A
GPIOD_DIR	0xB800_3014	R/W	GPIO portD direction control register	0x0000_0000
GPIOD_DATAOUT	0xB800_3018	R/W	GPIO portD data output register	0x0000_0000
GPIOD_DATAIN	0xB800_301C	R	GPIO portD data input register	N/A
GPIOE_DIR	0xB800_3024	R/W	GPIO portE direction control register	0x0000_0000
GPIOE_DATAOUT	0xB800_3028	R/W	GPIO portE data output register	0x0000_0000
GPIOE_DATAIN	0xB800_302C	R	GPIO portE data input register	0x0000_0000
GPIOF_DIR	0xB800_3034	R/W	GPIO portF direction control register	0x0000_0000
GPIOF_DATAOUT	0xB800_3038	R/W	GPIO portF data output register	0x0000_0000
GPIOF_DATAIN	0xB800_303C	R	GPIO portF data input register	N/A
GPIOG_DIR	0xB800_3044	R/W	GPIO portG direction control register	0x0000_0000
GPIOG_DATAOUT	0xB800_3048	R/W	GPIO portG data output register	0x0000_0000
GPIOG_DATAIN	0xB800_304C	R	GPIO portG data input register	N/A
GPIOH_DBNCE	0xB800_3050	R/W	GPIO portH input de-bounce control reg.	0x0000_0000
GPIOH_DIR	0xB800_3054	R/W	GPIO portH direction control register	0x0000_0000
GPIOH_DATAOUT	0xB800_3058	R/W	GPIO portH data output register	0x0000_0000
GPIOH_DATAIN	0xB800_305C	R	GPIO portH data input register	N/A

Publication Release Date: Jun. 18, 2010



# GPIO PortC Direction Control Register (GPIOC\_DIR)

Register	Address	R/W	Description	Reset Value
GPIOC_DIR	0xB800_3004	R/W	GPIO portC in/out direction control register	0x0000_0000

31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
	RESERVED						
15	14	13	12	11	10	9	8
RESERVE D	E OUTEN						
7	6	5	4	3	2	1	0
	OUTEN						

Bits	Descriptions					
[14:0]	OUTEN	GPIO PortC Output Enable Control  Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode				

Publication Release Date: Jun. 18, 2010



### **GPIO PortC Data Output Register (GPIOC\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOC_DATAOUT	0xB800_3008	R/W	GPIO portC data output register	0x0000_0000

					7/7/3 //				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
	RESERVED								
15	14	13	12	11	10	9	8		
RESERVE D	125 0 E 25 1								
7	6	5	4	3	2	1	0		
	DATAOUT								

Bits	Description	s
[14:0]	DATAOUT	GPIO PortC Data Output Value  Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

Publication Release Date: Jun. 18, 2010



### **GPIO PortC Data Input Register (GPIOC\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOC_DATAIN	0xB800_300C	R	GPIO portC data input register	N/A

					7/7/3 //				
31	30	29	28	27	26	25	24		
RESERVED									
23	22	21	20	19	18	17	16		
RESERVED									
15	14	13	12	11	10	9	8		
RESERVE DATAIN									
7	6	5	4	3	2	1	0		
	DATAIN								

Bits	Descriptions			
[14:0]	DATAIN	GPIO PortC Data Input Value  The DATAIN indicates the status of each GPIO portC pin regardless of its operation mode. The reserved bits will be read as "0".		

Publication Release Date: Jun. 18, 2010



### **GPIO PortD Direction Control Register (GPIOD\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOD_DIR	0xB800_3014	R/W	GPIO portD in/out direction control register	0x0000_0000

					1/2/2		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							2
15	14	13	12	11	10	9	8
RESERVED						OUTEN	
7	6	5	4	3	2	1	0
			OUT	ΓΕΝ			25

Bits	Descriptio	Descriptions					
		GPIO PortD Output Enable Control					
		Each GPIO pin can be enabled individually by setting the corresponding control bit.					
[8:0]	OUTEN	0 = Input Mode					
		1 = Output Mode					
Ste		Bit7 is no action					

Publication Release Date: Jun. 18, 2010



### **GPIO PortD Data Output Register (GPIOD\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOD_DATAOUT	0xB800_3018	R/W	GPIO portD data output register	0x0000_0000

					1/3/3 //			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED							2/	
15	14	13	12	11	10	9	8	
	RESERVED						DATAOUT	
7	6	5	4	3	2	1	0	
	DATAOUT						6	

Bits	Description	Descriptions					
		GPIO PortD Data Output Value					
[8:0]	DATAOUT	Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.					
, de		Bit7 is no action					

Publication Release Date: Jun. 18, 2010



### **GPIO PortD Data Input Register (GPIOD\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOD_DATAIN	0xB800_301C	R	GPIO portD data input register	N/A

					1/2/			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED							27	
15	14	13	12	11	10	9	8	
RESERVED						DATAIN		
7	6	5	4	3	2	1	0	
	DATAIN						15	

Bits	Descriptio	ns
[8:0]	[8:0] <b>DATAIN</b>	GPIO PortD Data Input Value  The DATAIN indicates the status of each GPIO portD pin regardless of its operation
		mode. The reserved bits will be read as "0".  Bit7 is reserved.

Publication Release Date: Jun. 18, 2010



### **GPIO PortE Direction Control Register (GPIOE\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOE_DIR	0xB800_3024	R/W	GPIO portE in/out direction control register	0x0000_0000

					1/2/			
31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
RESERVED							2	
15	14	13	12	11	10	9	8	
RESE	RVED			OU <sup>-</sup>	ΓEN	(11)	100	
7	6	5	4	3	2	1	0	
	OUTEN							

Bits	Descriptio	Descriptions						
		GPIO PortE Output Enable Control						
		Each GPIO pin can be enabled individually by setting the corresponding control bit.						
[13:0]	OUTEN	0 = Input Mode						
		1 = Output Mode						
Sile		Bit12-bit8 and bit5-bit4 are no action						

Publication Release Date: Jun. 18, 2010



### **GPIO PortE Data Output Register (GPIOE\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOE_DATAOUT	0xB800_3028	R/W	GPIO portE data output register	0x0000_0000

					1/2/2 //			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	RESERVED							
15	14	13	12	11	10	9	8	
RESE	RVED			DATA	AOUT	(11)	100	
7	6	5	4	3	2	1	0	
DATAOUT								

Bits	Description	Descriptions					
		GPIO PortE Data Output Value					
[13:0]	DATAOUT	Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.					
Alte.		Bit12-bit8 and bit5-bit4 are no action					

Publication Release Date: Jun. 18, 2010



### **GPIO PortE Data Input Register (GPIOE\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOE_DATAIN	0xB800_302C	R	GPIO portE data input register	N/A

					1/2/			
31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
RESERVED							27	
15	14	13	12	11	10	9	8	
RESE	RVED			DAT	AIN	(11)	10	
7	6	5	4	3	2	1	0	
	DATAIN							

Bits	Descriptions					
		GPIO PortE Data Input Value				
[13:0]	DATAIN	The DATAIN indicates the status of each GPIO portE pin regardless of its operation mode. The reserved bits will be read as "0".				
		Bit12-bit8 and bit5-bit4 are reserved				

Publication Release Date: Jun. 18, 2010



### **GPIO PortF Direction Control Register (GPIOF\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOF_DIR	0xB800_3034	R/W	GPIO portF in/out direction control register	0x0000_0000

					1/3/3 //			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
		RESE	RVED			OU <sup>-</sup>	TEN	
7	6	5	4	3	2	1	0	
OUTEN								

Bits	Descriptions					
		GPIO PortF Output Enable Control				
[9:0]	OUTEN	Each GPIO pin can be enabled individually by setting the corresponding control bit.				
[5.0]	00.12.1	0 = Input Mode				
		1 = Output Mode				

Publication Release Date: Jun. 18, 2010



# **GPIO PortF Data Output Register (GPIOF\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOF_DATAOUT	0xB800_3038	R/W	GPIO portF data output register	0x0000_0000

					1/3/3 //			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED							5/	
15	14	13	12	11	10	9	8	
		RESE	RVED			DATA	TUOA	
7	6	5	4	3	2	1	0	
DATAOUT								

Bits	Description	s
[9:0]	DATAOUT	GPIO PortF Data Output Value  Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.

Publication Release Date: Jun. 18, 2010



### **GPIO PortF Data Input Register (GPIOF\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOF_DATAIN	0xB800_303C	R	GPIO portF data input register	0xxxxx_xxxx

					1/2/			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
RESERVED								
15	14	13	12	11	10	9	8	
		RESE	RVED			DAT	AIN	
7	6	5	4	3	2	1	0	
DATAIN								

Bits	Descriptions			
[9:0]	DATAIN	GPIO PortF Data Input Value The DATAIN indicates the status of each GPIO portF pin regardless of its operation mode. The reserved bits will be read as "0".		

Publication Release Date: Jun. 18, 2010



### **GPIO PortG Direction Control Register (GPIOG\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOG_DIR	0xB800_3044	R/W	GPIO portG in/out direction control register	0x0000_0000

					1/2/		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
	RESERVED						OUTEN
15	14	13	12	11	10	9	8
			OU <sup>-</sup>	TEN		(11)	100
7	6	5	4	3	2	1	0
OUTEN					9		

Bits	Descriptio	Descriptions						
		GPIO PortG Output Enable Control						
		Each GPIO pin can be enabled individually by setting the corresponding control bit.						
[16:0]	OUTEN	0 = Input Mode						
		1 = Output Mode						
SE		Bit11 ~ bit4 are no action.						

565

Publication Release Date: Jun. 18, 2010



### **GPIO PortG Data Output Register (GPIOG\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOG_DATAOUT	0xB800_3048	R/W	GPIO portG data output register	0x0000_0000

					7/7/3		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED						12 O	DATAOUT
15	14	13	12	11	10	9	8
			DATA	TUOA			10
7	6	5	4	3	2	1	0
DATAOUT							

Bits	Description	Descriptions					
		GPIO PortG Data Output Value					
[16:0]	DATAOUT	Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.					
Alter Control		Bit11 ~ bit4 are no action.					

Publication Release Date: Jun. 18, 2010



# **GPIO PortG Data Input Register (GPIOG\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOG_DATAIN	0xB800_304C	R	GPIO portG data input register	N/A

					7/7/3 //			
31	30	29	28	27	26	25	24	
RESERVED								
23	22	21	20	19	18	17	16	
	RESERVED						DATAIN	
15	14	13	12	11	10	9	8	
	DATAIN							
7	6	5	4	3	2	1	0	
	DATAIN							

Bits	Descriptio	ns
[16:0]	DATAIN	GPIO PortG Data Input Value  The DATAIN indicates the status of each GPIO portG pin regardless of its operation mode. The reserved bits will be read as "0".  Bit11-bit4 are reserved

Publication Release Date: Jun. 18, 2010



### **GPIO PortH De-bounce Enable Control Register (GPIOH\_DBNCE)**

Register	Address	R/W	Description	Reset Value
GPIOH_DBNCE	0xB800_3050	R/W	GPIO PortH de-bounce control register	N/A

					1///			
31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
			RVED	55 OZ				
15	14	13	12	11	10	9	8	
	RESERVED					DBCLKSEL		
7	6	5	4	3	2	1	0	
	RESERVED					DBEN1	DBENO	

Bits	Descriptions	
[10:8]	DBCLKSEL	De-bounce Clock Selection  These 3 bits are used to select the clock rate for de-bouncer circuit. The relationship between the system clock HCLK and the de-bounce clock TCLK_BUN is as follows:  TCLK_BUN = HCLK / 2 <sup>DBCLKSEL</sup>
[2]	DBEN2	De-bounce Circuit Enable for GPIOH2 (nIRQ2) Input  1 = Enable De-bounce  0 = Disable De-bounce
[1]	DBEN1	De-bounce Circuit Enable for GPIOH1 (nIRQ1) Input  1 = Enable De-bounce  0 = Disable De-bounce
[0]	DBENO	De-bounce Circuit Enable for GPIOHO (nIRQO) Input  1 = Enable De-bounce  0 = Disable De-bounce

568

Publication Release Date: Jun. 18, 2010



### **GPIO PortH Direction Control Register (GPIOH\_DIR)**

Register	Address	R/W	Description	Reset Value
GPIOH_DIR	0xB800_3054	R/W	GPIO portH in/out direction control register	0x0000_0000

					1/2/2 //		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			ERVED	2007			
15	14	13	12	11	10	9	8
RESERVED						(11)	102
7	6	5	4	3	2	1	0
RESERVED					OUTEN	15	

Bits	Descriptions					
		GPIO PortH Output Enable Control				
[2:0]	[2:0] <b>OUTEN</b>	Each GPIO pin can be enabled individually by setting the corresponding control bit.  0 = Input Mode  1 = Output Mode				

Publication Release Date: Jun. 18, 2010



### **GPIO PortH Data Output Register (GPIOH\_DATAOUT)**

Register	Address	R/W	Description	Reset Value
GPIOH_DATAOUT	0xB800_3058	R/W	GPIO portH data output register	0x0000_0000

					7/7/2 //		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
RESERVED							27
15	14	13	12	11	10	9	8
RESERVED						100	
7	6	5	4	3	2	1	0
RESERVED					DATAOUT	15	

Bits	Description	Descriptions					
[2:0]	DATAOUT	GPIO PortH Data Output Value  Writing data to this register will reflect the data value on the corresponding pin when it is configured as general output pin. And writing data to reserved bits is not effective.					

570

Publication Release Date: Jun. 18, 2010



#### **GPIO PortH Data Input Register (GPIOH\_DATAIN)**

Register	Address	R/W	Description	Reset Value
GPIOH_DATAIN	0xB800_305C	R	GPIO portH data input register	N/A

					1/2/2 //		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
			RESI	ERVED		27 W	27
15	14	13	12	11	10	9	8
			RESI	ERVED		(11)	102
7	6	5	4	3	2	1	0
RESERVED					DATAIN	15	

Bits	Descriptio	Descriptions				
[2:0]	DATAIN	GPIO PortH Data Input Value  The DATAIN indicates the status of each GPIO portH pin regardless of its operation mode. The reserved bits will be read as "0".				

### 7.17 I2C Synchronous Serial Interface Controller

 ${\rm I^2C}$  is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The  ${\rm I^2C}$  standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

Serial, 8-bit oriented bi-directional data transfers can be up to 100 Kb/s in Standard-mode, 400 Kb/s in the Fast-mode, or 3.4 Mb/s in the High-speed mode. Only 100kbps and 400kbps modes are supported directly in this chip.

Data transfer is synchronized to SCL signal between a Master and a Slave with **byte-by-byte** basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the **MSB being transmitted first**. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP).

Publication Release Date: Jun. 18, 2010



The I<sup>2</sup>C Master Core includes the following features:

Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer

Software programmable acknowledge bit.

Arbitration lost interrupt, with automatic transfer cancellation.

Start/Stop/Repeated Start/Acknowledge generation.

Start/Stop/Repeated Start detection.

Bus busy detection.

Supports 7 bit addressing mode.

Software mode I<sup>2</sup>C.

#### 7.17.1 I2C Serial Interface Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W/C	Description Reset Valu			
I2C Port0 : I2	$C_BA = 0xB800$	0_6000				
I2C Port1 : I2	I2C Port1 : I2C_BA = 0xB800_6100					
CSR	0xB800_6x00	R/W	Control and Status Register	0x0000_0000		
DIVIDER	0XB800_6x04	R/W	Clock Pre-scale Register	0x0000_0000		
CMDR	0XB800_6x08	R/W	Command Register	0x0000_0000		
SWR	0XB800_6x0C	R/W	Software Mode Control Register	0x0000_003F		
RxR	0XB800_6x10	R	Data Receive Register	0x0000_0000		
TxR	0XB800_6x14	R/W	Data Transmit Register	0x0000_0000		

NOTE: The reset value of SWR is 0x3F only when SCR, SDR and SER are connected to pull high resistor.

Publication Release Date: Jun. 18, 2010



### **Control and Status Register (CSR)**

Register	Offset	R/W/C	Description	Reset Value
CSR	0XB800_6x00	R/W	Control and Status Register	0x0000_0000

					V/01 1/155		
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			R	eserved	43	30	
15	14	13	12	11	10	9	8
	Rese	erved		I2C_RxACK	I2C_BUSY	I2C_AL	I2C_TIP
7	6	5	4	3	2	1	0
Rese	Reserved Tx_NUM			Reserved	IF	IE V	I2C_EN

Bits	Descriptions	
[11]	I 2C_RxACK	Received Acknowledge From Slave (Read only)  This flag represents acknowledge from the addressed slave.  • 0 = Acknowledge received (ACK).  • 1 = Not acknowledge received (NACK).
[10]	12C_BUSY	<ul> <li>I<sup>2</sup>C Bus Busy (Read only)</li> <li>0 = After STOP signal detected.</li> <li>1 = After START signal detected.</li> </ul>
[9]	I 2C_AL	<ul> <li>Arbitration Lost (Read only)</li> <li>This bit is set when the I<sup>2</sup>C core lost arbitration. Arbitration is lost when:         <ul> <li>A STOP signal is detected, but no requested.</li> <li>The master drives SDA high, but SDA is low.</li> </ul> </li> </ul>

Publication Release Date: Jun. 18, 2010 Revision: A4



		Transfer In Progress (Read only)
		• 0 = Transfer complete.
[8]	I2C_TIP	• 1 = Transferring data.
		<b>NOTE</b> : When a transfer is in progress, you will not allow writing to any register of the ${\rm I}^2{\rm C}$ master core except SWR.

		10/2 ///
		Transmit Byte Counts
55 43	[5:4] <b>Tx_NUM</b>	These two bits represent how many bytes are remained to transmit. When a byte has been transmitted, the $Tx_NUM$ will decrease 1 until all bytes are transmitted ( $Tx_NUM = 0x0$ ) or NACK received from slave. Then the interrupt signal will assert if IE was set.
[5:4]		0x0 = Only one byte is left for transmission.
		0x1 = Two bytes are left to for transmission.
		0x2 = Three bytes are left for transmission.
		0x3 = Four bytes are left for transmission.
		Interrupt Flag
	[2] <b>IF</b>	The Interrupt Flag is set when:
		Transfer has been completed.
[2]		<ul> <li>Transfer has not been completed, but slave responded NACK (in multi- byte transmit mode).</li> </ul>
**		Arbitration is lost.
2		NOTE: This bit is read only, but can be cleared by writing 1 to this bit.
A COLOR	Ske	Interrupt Enable
[1]	IE	• $0 = $ <b>Disable</b> $I^2C$ Interrupt.
1	S. C.	• 1 = Enable $I^2C$ Interrupt.
	JU 9	I <sup>2</sup> C Core Enable
[0]	I2C_EN	• $0 = $ Disable I <sup>2</sup> C core, serial bus outputs are controlled by SDW/SCW.
	10/20	• 1 = <b>Enable</b> $I^2C$ core, serial bus outputs are controlled by $I^2C$ core.

Publication Release Date: Jun. 18, 2010



### Pre-scale Register (DIVIDER)

Register	Offset	R/W/C	Description	Reset Value
DIVIDER	0XB800_6x04	R/W	Clock Pre-scale Register	0x0000_0000

					37 / 3 3 4 4 4 5 4		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
			Rese	erved		490	8
15	14	13	12	11	10	9	8
			DIVIDE	R[15:8]		20	7.0
7	6	5	4	3	2	1	0
	DIVIDER[7:0]						

Bits	Descriptions	
[15:0]	DIVIDER	Clock Pre-scale Register  It is used to pre-scale the SCL clock line. Due to the structure of the $I^2C$ interface, the core uses a 5*SCL clock internally. The pre-scale register must be programmed to this 5*SCL frequency (minus 1). Change the value of the pre-scale register only when the "I2C_EN" bit is cleared.  Example: pclk = 32MHz, desired SCL = 100KHz $prescale = \frac{32\ MHz}{5*100\ KHz} - 1 = 63\ (dec\ ) = 3F\ (hex\ )$

Publication Release Date: Jun. 18, 2010 Revision: A4



### **Command Register (CMDR)**

Register	Offset	R/W/C	Description	Reset Value
CMDR	0XB800_6x08	R/W	Command Register	0x0000_0000

					2//3/ 6/13		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
Reserved							
15	14	13	12	11	10	9	8
Reserved							
7	6	5	4	3	2	1	0
Reserved			START	STOP	READ	WRITE	ACK

**NOTE**: Software can write this register only when I2C\_EN = 1.

Bits	Descriptions					
[4]	START	Generate Start Condition  Generate (repeated) start condition on $I^2C$ bus.				
[3]	STOP	Generate Stop Condition  Generate stop condition on I <sup>2</sup> C bus.				
[2]	READ	Read Data From Slave  Retrieve data from slave.				
[1]	WRITE	Write Data To Slave  Transmit data to slave.				
[0]	ACK	Send Acknowledge To Slave When $I^2C$ behaves as a receiver, sent ACK (ACK = '0') or NACK (ACK = '1') to slave.				

NOTE: The START, STOP, READ and WRITE bits are cleared automatically while transfer finished. READ and WRITE cannot be set concurrently.

Publication Release Date: Jun. 18, 2010



### **Software Mode Register (SWR)**

Register	Offset	R/W/C	Description	Reset Value
SWR	0XB800_6x0C	R/W	Software Mode Control Register	0x0000_003F

31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	rved		200	0.0
7	6	5	4	3	2	1	0
Rese	rved	SER	SDR	SCR	SEW	SDW	scw

**NOTE:** This register is used as software mode of  $I^2C$ . Software can read/write this register no matter I2C\_EN is 0 or 1. But SCL and SDA are controlled by software only when I2C\_EN = 0.


Bits	Descriptions	
[5]	SER	Serial Interface SDO Status (Read only)  0 = SDO is Low.  1 = SDO is High.
[4]	SDR	Serial Interface SDA Status (Read only)  0 = SDA is Low.  1 = SDA is High.
[3]	SCR	Serial Interface SCK Status (Read only)  0 = SCL is Low.  1 = SCL is High.
[2]	SEW	Serial Interface SDO Output Control  0 = SDO pin is driven Low.  1 = SDO pin is tri-state.
[1]	SDW	Serial Interface SDA Output Control  0 = SDA pin is driven Low.  1 = SDA pin is tri-state.

577

Publication Release Date: Jun. 18, 2010



Bits	Descriptions		
[0]	scw	Serial Interface SCK Output Control  0 = SCL pin is driven Low.  1 = SCL pin is tri-state.	





## **Data Receive Register (RxR)**

Register	Offset	R/W/C	Description	Reset Value
RxR	0XB800_6x10	R	Data Receive Register	0x0000_0000

31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
Reserved								
7	6	5	4	3	2	1	0	
	Rx[7:0]							

Bits	Descriptions	
[7:0]	Rx	$\label{eq:DataReceive Register} \begin{tabular}{ll} \textbf{Data Receive Register} \\ \textbf{The last byte received via $I^2$C bus will put on this register. The $I^2$C core only used 8-bit receive buffer. \end{tabular}$

Publication Release Date: Jun. 18, 2010



#### Data Transmit Register (TxR)

Register	Offset	R/W/C	Description	Reset Value
TxR	0XB800_6x14	R/W	Data Transmit Register	0x0000_0000

					N. 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
31	30	29	28	27	26	25	24
Tx[31:24]							
23	22	21	20	19	18	17	16
Tx[23:16]							
15	14	13	12	11	10	9	8
Tx[15:8]							
7	6	5	4	3	2	1	0
	Tx[7:0]						000

Bits	Descriptions	
		Data Transmit Register
	_	The $I^2C$ core used 32-bit transmit buffer and provide multi-byte transmit function. Set CSR [Tx_NUM] to a value that you want to transmit. $I^2C$ core will always issue a transfer from the highest byte first. For example, if CSR [Tx_NUM] = 0x3, Tx [31:24] will be transmitted first, then Tx [23:16], and so on.
[31:0]	Tx	In case of a data transfer, all bits will be treated as data.
	P	In case of a slave address transfer, the first 7 bits will be treated as 7-bit address and the LSB represent the R/W bit. In this case,
	流	LSB = 1, reading from slave
	2 X	LSB = 0, writing to slave

#### 7.18Universal Serial Interface Controller (USI)

The USI is a synchronous serial interface performs a serial-to-parallel conversion on data characters received from the peripheral, and a parallel-to-serial conversion on data characters received from CPU. This interface generates an interrupt signal when data transfer is finished and can be cleared by writing 1 to the interrupt flag. The active level of device/slave select signal can be chosen to low active or high active, which depends on the peripheral it's connected. Writing a divisor into DIVIDER register can program the frequency of serial clock output. This master core contains four 32-bit transmit/receive

Publication Release Date: Jun. 18, 2010



buffers, and can provide burst mode operation. The maximum bits can be transmitted/received is 32 bits, and can transmit/receive data up to four times successive.

The USI (MICROWIRE/SPI) Master Core includes the following features:

Support MICROWIRE/SPI master mode

Full duplex synchronous serial data transfer

Variable length of transfer word up to 32 bits

Provide burst mode operation, transmit/receive can be executed up to four times in one transfer

MSB or LSB first data transfer

Rx and Tx on rising or falling edge of serial clock independently

#### 7.18.1 USI Control Registers Map

R: read only, W: write only, R/W: both read and write

Register	Offset	R/W	Description	Reset Value
USI_BA = 0x	B800_6200			
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000

NOTE 1: When software programs CNTRL, the GO\_BUSY bit should be written last.

Publication Release Date: Jun. 18, 2010



### Control and Status Register (CNTRL)

Register	Offset	R/W	Description	Reset Value
CNTRL	0xB800_6200	R/W	Control and Status Register	0x0000_0004

					V / \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
31	30	29	28	27	26	25	24
CLK_POL				Reserved	9	40	
23	22	21	20	19	18	17	16
		Rese	rved			PALE C	l F
15	14	13	12	11	10	9	8
	SLI	EEP		Reserved	LSB	Tx_	NUM
7 6 5 4 3 2						1	0
Tx_BIT_LEN					Tx_NEG	Rx_NEG	GO_BUSY

Bits	Descriptions					
		Clock Polarity				
[31]	CLK_POL	• 0 = Normal polarity.				
		• 1 = Reverse polarity.				
10000		Interrupt Enable				
[17]	IE	• 0 = <b>Disable</b> USI Interrupt.				
2		• 1 = Enable USI Interrupt.				
S 12	P CALL	Interrupt Flag				
	701	• 0 = It indicates that the transfer dose not finish yet.				
[16]	JF.	• 1 = It indicates that the transfer is done. The interrupt flag is set if it was enable.				
	C. W.	NOTE: This bit is read only, but can be cleared by writing 1 to this bit.				
		582 Publication Release Date: Jun. 18, 2010 Revision: A4				



Bits	Descriptions	
		Suspend Interval
		These four bits provide the configuration of suspend interval between two successive transmit/receive in a transfer. The default value is 0x0. When CNTRL [Tx_NUM] = 00, setting this field has no effect on transfer. The desired interval is obtained according to the following equation (from the last falling edge of current SCLK to the first rising edge of next SCLK):
[15:12]	SLEEP	(CNTRL[SLEEP] + 2)*period of <b>SCLK</b>
[10.12]	<b>3222</b> .	SLEEP = 0x0 2 SCLK clock cycle
		SLEEP = 0x1 3 SCLK clock cycle
		SLEEP = 0xe 16 SCLK clock cycle
		SLEEP = 0xf 17 SCLK clock cycle
		Send LSB First
[10]	LSB	0 = The <b>MSB</b> is transmitted/received first (which bit in TxX/RxX register that is depends on the Tx_BIT_LEN field in the CNTRL register).
[10]		1 = The <b>LSB</b> is sent first on the line (bit TxX [0]), and the first bit received from the line will be put in the LSB position in the Rx register (bit RxX [0]).
		Transmit/Receive Numbers
老人	Tx_NUM	This field specifies how many transmit/receive numbers should be executed in one transfer.
[9:8]		00 = Only one transmit/receive will be executed in one transfer.
	-32-	01 = Two successive transmit/receive will be executed in one transfer.
100	31	10 = Three successive transmit/receive will be executed in one transfer.
	10	11 = Four successive transmit/receive will be executed in one transfer.

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Transmit Bit Length
		This field specifies how many bits are transmitted in one transmit/receive. Up to 32 bits can be transmitted.
		Tx_BIT_LEN = 0x01 1 bit
[7:3]	Tx_BIT_LEN	Tx_BIT_LEN = 0x02 2 bits
		Tx_BIT_LEN = 0x1f 31 bits
		Tx_BIT_LEN = 0x00 32 bits
		Transmit On Negative Edge
[2]	Tx_NEG	0 = The <b>SSPTXD</b> signal is changed on the <b>rising</b> edge of <b>SCLK</b> .
		1 = The <b>SSPTXD</b> signal is changed on the <b>falling</b> edge of <b>SCLK</b> .
		Receive On Negative Edge
[1]	Rx_NEG	0 = The <b>SSPRXD</b> signal is latched on the <b>rising</b> edge of <b>SCLK</b> .
		1 = The <b>SSPRXD</b> signal is latched on the <b>falling</b> edge of <b>SCLK</b> .
		Go and Busy Status
		0 = Writing 0 to this bit has no effect.
[0]	GO_BUSY	1= Writing 1 to this bit starts the transfer. This bit remains set during the transfer and is automatically cleared after transfer finished.
	P	<b>NOTE</b> : All registers should be set before writing 1 to the GO_BUSY bit in the CNTRL register. When a transfer is in progress, writing to any register of the USI master core has no effect.

Publication Release Date: Jun. 18, 2010



## **Divider Register (DIVIDER)**

Register	Offset	R/W	Description	Reset Value
DIVIDER	0xB800_6204	R/W	Clock Divider Register	0x0000_0000

					1/2/1		
31	30	29	28	27	26	25	24
			Rese	erved	9	40	
23	22	21	20	19	18	17	16
			Rese	erved		490 6	à
15	14	13	12	11	10	9	8
DIVIDER[15:8]							
7	6	5	4	3	2	1	0
			DIVID	ER[7:0]			600

Bits	Descriptions	
[15:0]	DIVIDER	Clock Divider Register  The value in this field is the frequency divider of the system clock pclk to generate the serial clock on the output SCLK. The desired frequency is obtained according to the following equation: $f_{sclk} = \frac{f_{pclk}}{(DIVIDER+1)*2}$ NOTE: Suggest DIVIDER should be at least 1.

585

Publication Release Date: Jun. 18, 2010



### **Slave Select Register (SSR)**

Register	Offset R/W		Description	Reset Value
SSR	0xB800_6208	R/W	Slave Select Register	0x0000_0000

					N/101 1015		
31	30	29	28	27	26	25	24
			Rese	erved	- (S)	40	
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved		20)	2 (0)
7	6	5	4	3	2	1	0
Reserved				ASS	SS_LVL	SSR	[1:0]

Bits	Descriptions					
		Automatic Slave Select				
		0 = If this bit is cleared, slave select signals are asserted and de-asserted by setting and clearing related bits in SSR register.				
[3]	ASS	1 = If this bit is set, SSPTXD signals are generated automatically. It means that device/slave select signal, which is set in SSR register is asserted by the USI controller when transmit/receive is started by setting CNTRL [GO_BUSY], and is de-asserted after every transmit/receive is finished.				
D. 1		Slave Select Active Level				
[2]	SS_LVL	It defines the active level of device/slave select signal (SSPTXD).				
121		• 0 = The <b>SSPTXD</b> slave select signal is active <b>Low</b> .				
1	10 M	• 1 = The <b>SSPTXD</b> slave select signal is active <b>High</b> .				
		586 Publication Release Date: Jun. 18, 2010 Revision: A4				



Bits	Descriptions	
[1:0]	Descriptions SSR	Slave Select Register  If SSR [ASS] bit is cleared, writing 1 to any bit location of this field sets the proper SSPTXD line to an active state and writing 0 sets the line back to inactive state.  If SSR[ASS] bit is set, writing 1 to any bit location of this field will select appropriate mw_ss_o line to be automatically driven to active state for the duration of the transmit/receive, and will be driven to inactive state for the rest of the time. (The active level of SSPTXD is specified in SSR [SS_LVL]).  NOTE: This interface can only drive one device/slave at a given time.
		Therefore, the slave select of the selected device must be set to its active level before starting any read or write transfer.



Data Receive Register 0 (Rx0)

Data Receive Register 1 (Rx1)

Data Receive Register 2 (Rx2)

Data Receive Register 3 (Rx3)

			7.00	_
Register	Offset	R/W	Description	Reset Value
Rx0	0xB800_6210	R	Data Receive Register 0	0x0000_0000
Rx1	0xB800_6214	R	Data Receive Register 1	0x0000_0000
Rx2	0xB800_6218	R	Data Receive Register 2	0x0000_0000
Rx3	0xB800_621C	R	Data Receive Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
Rx[31:24]									
23	22	21	20	19	18	17	16		
	Rx[23:16]								
15	14	13	12	11	10	9	8		
	Rx[15:8]								
7	6	5	4	3	2	1	0		
	Rx[7:0]								

Bits	Descriptions	
	334	Data Receive Register
[31:0]	Rx	The Data Receive Registers hold the value of received data of the last executed transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL [Tx_BIT_LEN] is set to 0x08 and CNTRL [Tx_NUM] is set to 0x0, bit Rx0 [7:0] holds the received data.
		<b>NOTE</b> : The Data Receive Registers are <b>read only</b> registers. A Write to these registers will actually modify the Data Transmit Registers because those registers share the same FFs.



Data Transmit Register 0 (Tx0)

Data Transmit Register 1 (Tx1)

Data Transmit Register 2 (Tx2)

Data Transmit Register 3 (Tx3)

			-/^>	
Register	Offset	R/W	Description	Reset Value
Tx0	0xB800_6210	W	Data Transmit Register 0	0x0000_0000
Tx1	0xB800_6214	W	Data Transmit Register 1	0x0000_0000
Tx2	0xB800_6218	W	Data Transmit Register 2	0x0000_0000
Tx3	0xB800_621C	W	Data Transmit Register 3	0x0000_0000

31	30	29	28	27	26	25	24		
Tx[31:24]									
23	22	21	20	19	18	17	16		
	Tx[23:16]								
15	14	13	12	11	10	9	8		
	Tx[15:8]								
7	6	5	4	3	2	1	0		
	Tx[7:0]								

Bits	Descriptions	
	P. SA	Data Transmit Register
[31:0]	Tx	The Data Transmit Registers hold the data to be transmitted in the next transfer. Valid bits depend on the transmit bit length field in the CNTRL register. For example, if CNTRL [Tx_BIT_LEN] is set to 0x08 and the CNTRL [Tx_NUM] is set to 0x0, the bit Tx0 [7:0] will be transmitted in next transfer. If CNTRL [Tx_BIT_LEN] is set to 0x00 and CNTRL [Tx_NUM] is set to 0x3, the core will perform four 32-bit transmit/receive successive using the same setting (the order is Tx0 [31:0], Tx1 [31:0], Tx2 [31:0], Tx3 [31:0]).
		<b>NOTE</b> : The RxX and TxX registers share the same flip-flops. Which means that what is received from the input data line in one transfer will be transmitted on the output data line in the next transfer if no write access to the TxX register is executed between the transfers.

589

Publication Release Date: Jun. 18, 2010




Pulse Width Modulation (PWM)

This Controller includes 4 channels PWM Timers. They can be divided into two groups. Each group has 1 Prescalar, 1 clock divider, 2 clock selectors, 2 16-bit counters, 2 16-bit comparators, 1 Dead-Zone generator. They are all driven by APB system clock (PCLK) in chip. Each channel can be used as a timer and issue interrupt independently.

Two channels PWM Timers in one group share the same pre-scalar. Clock divider provides each channel with 5 clock sources (1, 1/2, 1/4, 1/8, 1/16). Each channel receives its own clock signal from clock divider which receives clock from 8-bit pre-scalar. The 16-bit counter in each channel receive clock signal from clock selector and can be used to handle one PWM period. The 16-bit comparator compares number in counter with threshold number in register loaded previously to generate PWM duty cycle. The clock signal from clock divider is called PWM clock. Dead-Zone generator utilize PWM clock as clock source. Once Dead-Zone generator is enabled, output of two PWM timers in one group is blocked. Two output pins are all used as Dead-Zone generator output signal to control off-chip power device.

To prevent PWM driving output pin with unsteady waveform, 16-bit counter and 16-bit comparator are implemented with double buffering feature. User can feel free to write data to counter buffer register and comparator buffer register without generating glitch. When 16-bit down counter reaches zero, the interrupt request is generated to inform CPU that time is up. When counter reaches zero, if counter is set as toggle mode, it is reloaded automatically and start to generate next cycle. User can set counter as one-shot mode instead of toggle mode. If counter is set as one-shot mode, counter will stop and generate one interrupt request when it reaches zero. The value of comparator is used for pulse width modulation. The counter control logic changes the output level when down-counter value matches the value of compare register.

#### 7.18.2 Basic Timer Operation



#### 7.18.3 PWM Double Buffering and Reload Automatically

Publication Release Date: Jun. 18, 2010 Revision: A4




The PWM Timers have a double buffering function, enabling the reload value changed for next timer operation without stopping current timer operation. Although new timer value is set, current timer operation still operate successfully.

The counter value can be written into PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 and current counter value can be read from PWM\_PDR0, PWM\_PDR1, PWM\_PDR2, PWM\_PDR3.

The auto-reload operation copies from PWM\_CNR0, PWM\_CNR1, PWM\_CNR2, PWM\_CNR3 to down-counter when down-counter reaches zero. If PWM\_CNR0~3 are set as zero, counter will be halt when counter count to zero. If auto-reload bit is set as zero, counter will be stopped immediately.

#### **PWM** double buffering




#### 7.18.4 Modulate Duty Ratio

The double buffering function allows PWM\_CMR written at any point in current cycle. The loaded value will take effect from next cycle.

Publication Release Date: Jun. 18, 2010




#### Modulate PWM controller ouput duty ratio(PWM\_CNR = 150)



#### 7.18.5 Dead Zone Generator

The PWM Controller is implemented with Dead Zone generator. They are built for power device protection. This function enables generation of a programmable time gap at the rising of PWM output waveform. User can program PWM\_PPR [31:24] and PWM\_PPR [23:16] to determine the Dead Zone interval.

#### Dead zone generator operation



Dead zone interval

#### 7.18.6 PWM Register Map

Register	Address	R/W	Description	Reset value
PPR	0xB800_7000	R/W	PWM Pre-scale Register 0	0000_0000
CSR	0xB800_7004	R/W	PWM Clock Select Register	0000_0000
PCR	0xB800_7008	R/W	PWM Control Register	0000_0000

592

Publication Release Date: Jun. 18, 2010



Register	Address	R/W	Description	Reset value
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0000_0000
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0000_0000
PDR0	0xB800_7014	R	PWM Data Register 0	0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0000_0000
PDR3	0xB800_7038	R	PWM Data Register 3	0000_0000
PIER	0xB800_703C	R/W	PWM Timer Interrupt Enable Register	0000_0000
PIIR	0xB800_7040	R/C	PWM Timer Interrupt Identification Register	0000_0000





## **PWM Pre-Scale Register (PPR)**

Register	Offset	R/W	Description	Reset Value
PPR	0xB800_7000	R/W	PWM Pre-scale Register	0x0000_0000

31	30	29	28	27	26	25	24		
DZL1									
23	22	21	20	19	18	17	16		
DZLO									
15	14	13	12	11	10	9	8		
Pre-Scale23									
7	6	5	4	3	2	1	0		
Pre-Scale01							000		

Bits	Descriptions	
[31:24]	DZL1	Dead Zone Length Register 1.  Inserted data range: 255~0.  (Unit : One PWM clock cycle)  If DZL1=0, then Dead zone length = 0
[23:16]	DZLO	Dead Zone Length Register 0.  Inserted data range: 255~0.  (Unit : One PWM clock cycle)  If DZL0=0, then Dead zone length = 0
[15:8]	Pre-Scale23	Pre-scale register for Channel 2 & 3.  Pre-scale output clock frequency = PCLK / (pre-scale23 + 1)  If PPR=0, then the pre-scale output clock will be stopped.
[7:0]	Pre-Scale01	Pre-scale register for Channel 0 & 1.  Pre-scale output clock frequency = PCLK / (pre-scale01 + 1)  If PPR=0, then the pre-scale output clock will be stopped.

Publication Release Date: Jun. 18, 2010 Revision: A4



## **PWM Clock Selector Register (CSR)**

Register	Offset	R/W	Description	Reset Value	
CSR	0xB800_7004	R/W	PWM Clock Selector Register (CSR)	0x0000_0000	

31	30	29	28	27	26	25	24		
Reserved									
23	22	21	20	19	18	17	16		
	Reserved								
15	14	13	12	11	10	9	8		
Reserved		CH3		Reserved		CH2	7 (0)		
7	6	5	4	3	2	1	0		
Reserved		CH1		Reserved		СНО	(1) L		

Bits	Descriptions	Descriptions						
			Channel 3 Clock Source Selection Select PWM clock source for PWM timer channel 3					
		CH3[14:12]	Pre-scale Output Divide by					
		100	1					
[14:12]	CH3	011	16					
1		010	8					
Da -		001	4					
		000	2					
[10:8]	CH2	Select PWM clock s	Channel 2 Clock Source Selection  Select PWM clock source for PWM timer channel 2  (Table is the same as CH3)					
[6:4]	CH1	Select PWM clock s	Channel 1 Clock Source Selection  Select PWM clock source for PWM timer channel 1  (Table is the same as CH3)					



Bits	Descriptions	
[2:0]	сно	Channel O Clock Source Selection Select PWM clock source for PWM timer channel 0 (Table is the same as CH3)



# **PWM Control Register (PCR)**

Register	Offset	R/W	Description	Reset Value
PCR	0xB800_7008	R/W	PWM Control Register (PCR)	0x0000_0000

					7777		
31	30	29	28	27	26	25	24
			Rese	erved	T.	2 5	
23	22	21	20	19	18	17	16
	Rese	erved		СНЗМОД	CH31NV	Reserved	CH3EN
15	14	13	12	11	10	9	8
CH2MOD	CH21NV	Reserved	CH2EN	CH1MOD	CH11NV	Reserved	CH1EN
7	6	5	4	3	2	1	0
Rese	erved	DZ1EN	DZOEN	CHOMOD	CHOINV	Reserved	CHOEN

Bits	Descriptions	
		Channel 3 Toggle/One-Shot Mode
[19]	СНЗМОД	1: Toggle Mode
		0: One-Shot Mode
de		Channel 3 Inverter ON/OFF
[18]	CH3INV	1: Inverter ON
2		0: Inverter OFF
	JP	Channel 3 Enable/Disable
[16]	CH3EN	1: Enable
1	13c 1	0: Disable
- 0	(3) Az.	Channel 2 Toggle/One-Shot Mode
[15]	CH2MOD	1: Toggle Mode
	Sp	0: One-Shot Mode
	0/3	Channel 2 Inverter ON/OFF
[14]	CH2INV	1: Inverter ON
		0: Inverter OFF

597

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	7,00%
[12]	CH2EN	Channel 2 Enable/Disable  1: Enable  0: Disable
[11]	CH1MOD	Channel 1 Toggle/One-Shot Mode  1: Toggle Mode  0: One-Shot Mode
[10]	CH1INV	Channel 1 Inverter ON/OFF  1: Inverter ON  0: Inverter OFF
[8]	CH1EN	Channel 1 Enable/Disable  1: Enable  0: Disable
[5]	DZ1EN	Dead-Zone 1 Generator Enable/Disable  1: Enable  0: Disable
[4]	DZOEN	Dead-Zone 0 Generator Enable/Disable  1: Enable  0: Disable
[3]	СНОМОД	Channel 0 Toggle/One-Shot Mode  1: Toggle Mode  0: One-Shot Mode
[2]	CHOINV	Channel 0 Inverter ON/OFF  1: Inverter ON  0: Inverter OFF
[0]	CHOEN	Channel 0 Enable/Disable  1: Enable  0: Disable

598



# **PWM Counter Register 3-0 (CNR3-0)**

Register	Offset	R/W	Description	Reset Value
CNRO	0xB800_700C	R/W	PWM Counter Register 0	0x0000_0000
CNR1	0xB800_7018	R/W	PWM Counter Register 1	0x0000_0000
CNR2	0xB800_7024	R/W	PWM Counter Register 2	0x0000_0000
CNR3	0xB800_7030	R/W	PWM Counter Register 3	0x0000_0000

						571 77	CJ 18C
31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved			075
15	14	13	12	11	10	9	8
			CI	VR			
7	6	5	4	3	2	1	0
	CNR						

Bits	Descriptions	
303		PWM Counter/Timer Loaded Value
		Inserted data range: 65535~0
		(Unit: 1 PWM clock cycle)
[15:0]	CNR	
	70	Note 1: One PWM cycle width = CNR + 1.
	B.C. D.	If CNR equal zero, PWM counter/timer will be stopped.
	B. A.	Note 2: Programmer can feel free to write a data to CNR at any time, and it will take effect in next cycle.
		599 Publication Release Date: Jun. 18, 2010 Revision: A4



# PWM Comparator Register 3-0 (CMR3-0)

Register	Offset	R/W	Description	Reset Value
CMRO	0xB800_7010	R/W	PWM Comparator Register 0	0x0000_0000
CMR1	0xB800_701C	R/W	PWM Comparator Register 1	0x0000_0000
CMR2	0xB800_7028	R/W	PWM Comparator Register 2	0x0000_0000
CMR3	0xB800_7034	R/W	PWM Comparator Register 3	0x0000_0000

31	30	29	28	27	26	25	24
	Reserved						
23	22	21	20	19	18	17	16
			Rese	erved			075
15	14	13	12	11	10	9	8
			CI	ИR			
7	6	5	4	3	2	1	0
	CMR						

Bits	Descriptions	
J. 17(L.		PWM Comparator Register
		Inserted data range: 65535~0
		(Unit: 1 PWM clock cycle)
[15:0]	CMR	Assumption : PWM output initial : high
	733	CMR >= CNR : PWM output is always high
	Sec 26.	CMR < CNR : PWM output high => (CMR + 1) unit
	6 12 T	CMR = 0 : PWM output high => 1 unit
		600 Publication Release Date: Jun. 18, 2010
		Revision: A4



#### PWM Data Register 3-0 (PDR 3-0)

Register	Offset	R/W	Description	Reset Value
PDR0	0xB800_7014	R	PWM Data Register 0	0x0000_0000
PDR1	0xB800_7020	R	PWM Data Register 1	0x0000_0000
PDR2	0xB800_702C	R	PWM Data Register 2	0x0000_0000
PDR3	0xB800_7038	R	PWM Data Register 3	0x0000_0000

						E/0 5 / V	CJ 18C	
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
	Reserved							
15	14	13	12	11	10	9	8	
			PΙ	OR				
7	6	5	4	3	2	1	0	
	PDR							

Bits	Descriptions	
[15:0]	PDR	PWM Data Register PDR means the PWM counter number.

Publication Release Date: Jun. 18, 2010



# PWM Interrupt Enable Register (PIER)

Register	Offset	R/W	Description	Reset Value
PIER	0xB800_703C	R/W	PWM Interrupt Enable Register	0x0000_0000

					7773			
31	30	29	28	27	26	25	24	
Reserved								
23	22	21	20	19	18	17	16	
			Rese	erved		70		
15	14	13	12	11	10	9	8	
			Rese	erved		8		
7	6	5	4	3	2	1	0	
	Reserved			PIER3	PIER2	PIER1	PIERO	

Bits	Descriptions	
[3]	PIER3	PWM Timer Channel 3 Interrupt Enable  1: Enable  0: Disable
[2]	PIER2	PWM Timer Channel 2 Interrupt Enable  1: Enable  0: Disable
[1]	PIER1	PWM Timer Channel 1 Interrupt Enable 1: Enable 0: Disable
[0]	PIERO	PWM Timer Channel 0 Interrupt Enable  1: Enable  0: Disable

Publication Release Date: Jun. 18, 2010 Revision: A4



# PWM Interrupt Indication Register (PIIR)

Register	Offset	R/W	Description	Reset Value
PIIR	0xB800_7040	R/W	PWM Interrupt Indication Register	0x0000_0000

					7777		
31	30	29	28	27	26	25	24
Reserved							
23	22	21	20	19	18	17	16
	Reserved						
15	14	13	12	11	10	9	8
			Rese	erved		8	
7	6	5	4	3	2	1	0
	Reserved			PIIR3	PIIR2	PIIR1	PIIRO

Bits	Descriptions	
		PWM Timer Channel 3 Interrupt Flag
[3]	PIIR3	1: Interrupt Flag ON
		0: Interrupt Flag OFF
de		PWM Timer Channel 2 Interrupt Flag
[2]	PIIR2	1: Interrupt Flag ON
2		0: Interrupt Flag OFF
	(A)	PWM Timer Channel 1 Interrupt Flag
[1]	PIIR1	1: Interrupt Flag ON
16		0: Interrupt Flag OFF
	67 42	PWM Timer Channel 0 Interrupt Flag
[0]	PIIRO	1: Interrupt Flag ON
	5%	0: Interrupt Flag OFF
Note: Us	er can clear ead	ch interrupt flag by writing a zero to corresponding bit in PIIR

Publication Release Date: Jun. 18, 2010



#### 7.19 Keypad Interface (KPI)

The Keypad Interface (**KPI**) is an APB slave with 4-row scan output and 8-column scan input. KPI scans an array up to 16x8 with an external 4 to 16 decoder. It can also be programmed to scan 8x8 or 4x8 key array. If the 4x8 array is selected then external decoder is not necessary because the scan signals are driven by chip itself. Any 1 or 2 keys in the array that pressed are de-bounced and encoded. If more than 2 keys are pressed, only the keys or apparent keys in the array with the lowest address will be decoded.

The KPI supports 2-keys scan interrupt and specified 3-keys interrupt or chip reset. If the 3 pressed keys matches with the 3 keys defined in **KPI3KCONF**, it will generate an interrupt or chip reset to nWDOG reset output depend on the **ENRST** setting. The interrupt is generated whenever the scanner detects a key is pressed and then after the key is released. The interrupt conditions are 1 key, or 2 keys and no keys.


This chip provides one keypad connecting interface, which is allocated in GPIOC interface and shared with NAND Flash Interface.

The keypad interface has the following features:

- maximum 16x8 array with an external 4 to 16 decoder
- programmable de-bounce time
- low-power wakeup mode for 4x8 array
- programmable three-key reset

Publication Release Date: Jun. 18, 2010





**Keypad Interface** 

#### 7.19.1 Keypad Interface Register Map

Register	Address	R/W	Description	Reset Value				
KPI_BA = 0xB800_8000								
KPICONF	0xB800_8000	R/W	Keypad controller configuration Register	0x0000_0000				
KPI3KCONF	0xB800_8004	R/W	Keypad controller 3-keys configuration register	0x0000_0000				
KPILPCONF	0xB800_8008	R/W	Keypad controller low power configuration register	0x0000_0000				
KPISTATUS	0xB800_800C	R	Keypad controller status register	0x0000_0000				



# **Keypad Controller Configuration Register (KPI\_CONF)**

Register Address		R/W	Description	Reset Value	
KPICONF	0xB800_8000	R/W	Keypad configuration register	0x0000_0000	

				- 1	7 7 7 7			
31	30	29	28	27	26	25	24	
			RESER	/ED		2)2		
23	22	21	20	19	18	17	16	
RESERVED				KPSEL	ENKP	KSIZE		
15	14	13	12	11	10	9	8	
			DBT	С		60		
7	6	5	4	3	2	1	0	
PRESCALE					20	37 (3)		

Bits	Descriptions					
[19]	KPSEL	Keypad Select This bit has to write 0 to select GPIOC interface to be the keypad interface.				
[18]	ENKP	Keypad Scan Enable Setting this bit high enable the key scan function.  1 = Enable keypad scan  2 = Disable keypad scan				
[17:16]	KSIZE	Key Array Size         KSIZE       Key array size         00       4x8, 3x8, 2x8, 1x8         01       8x8, 7x8, 6x8, 5x8         1x       16x8, 15x8, 14x8, 13x8, 12x8, 11x8, 10x8, 9x8				
[15:8]	DBTC	De-bounce Terminal Count  De-bounce counter counts the number of consecutive scans that decoded the same keys. When de-bounce counter is equal to terminal counter, it will generate a key scan interrupt.				

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
		Row Scan Cycle Pre-scale Value
		This value is used to pre-scale row scan cycle. The pre-scale counter is clocked by 0.9375MHz clock.
		Key array scan time = 1.067us x <b>PRESCALE</b> x16 ROWS
[7:0]	PRESCALE	Example scan time for PRESCALE = 0xFA
		Scan time = $1.067$ us x $250$ x $16$ = $4.268$ ms
		If de-bounce terminal count = $0x05$ , key detection interrupt is fired in approximately 21.34ms.
		The array scan time can range from 17.07us to 1.118 sec.



# **Keypad Controller 3-keys configuration Register (KPI3KCONF)**

Register	Address	R/W	Description	Reset Value
KPI3KCONF	0xB800_8004	W/R	Three-key configuration register	0x0000_0000

					-//		
31	30	29	28	27	26	25	24
					20	EN3KY	ENRST
23	22	21	20	19	18	17	16
RESERVED	K32R			K32C			
15	14	13	12	11	10	9	8
RESERVED		K31R				K31C	200
7	6	5	4	3	2	1	0
RESERVED	K30R					K30C	12

Bits	Descriptions							
[25]	EN3KY		Enable Three-keys Detection Setting this bit enables hardware to detect 3 keys specified by software					
松			bit enable	hardware reset when three-key is dete	ected			
[24]	ENRST	EN3KY	ENRST	Function	=			
	arti.	0	X	Three-key function is disable				
(0)		1	0	Generate three-key interrupt				
180	, Y	1	1	Hardware reset by three-key-reset	]			
[22:19]	K32R	The #3 Ke	y Row Ad	dress				
[18:16]	K32C	The #3 Ke	y Column	Address				
[14:11]	K31R	The #2 Ke	The #2 Key Row Address					
[10:8]	K31C	The #2 Ke	The #2 Key Column Address					
[6:3]	K30R	The #1 Ke	The #1 Key Row Address					
[2:0]	K30C	The #1 Ke	y Column	Address				

608

Publication Release Date: Jun. 18, 2010



### **Keypad Interface Low Power Mode Configuration Register (KPILPCONF)**

Register	Address	R/W	Description	Reset Value
KPILPCOF	0xB800_8008	W/R	Low power configuration register	0x0000_0000

31	30	29	28	27	26	25	24	
	RESERVED							
23	22	21	20	19	18	17	16	
			RESERVED			(1) (a)	WAKE	
15	14	13	12	11	10	9	8	
			LPW	CEN		407	(0)	
7	6	5	4	3	2	1	0	
RESERVED				LPWI	R	25		

Bits	Descriptions							
[16]	WAKE							
[15:8]	LPWCEN	Low Power Wakeu Enable column[7:0]	_					
[3:0]	LPWR	Low Power Wakeu Define the row addre	_					
			609	Publication Release Date: Jun. 18, 2010				



# **Key Pad Interface Status Register (KPISTATUS)**

Register	Address	R/W	Description	Reset Value
KPISTATUS	0xB800_800C	R/O	key pad status register	0x0000_0000

				.///	- X W		
31	30	29	28	27	26	25	24
RESERVED							
23	22	21	20	19	18	17	16
		INT	3 K R S T	PDWAKE	3KEY	2KEY	1KEY
15	14	13	12	11	10	9	8
RESERVED		KEY1	R			KEY1C	
7	6	5	4	3	2	1	0
RESERVED	ESERVED KEYOR					KEYOC	27 (3)

Bits	Descriptions	
[21]	INT	Key Interrupt  This bit indicates the key scan interrupt is active and that one or two keys have changed status.
[20]	3KRST	3-Keys Reset Flag This bit will be set after 3-keys reset occur.  1 = 3 keys reset 0 = Not reset
[19]	PDWAKE	Power Down Wakeup Flag  This flag indicates the chip is wakeup from power down by keypad  1 = Wakeup up by keypad  0 = Not wakeup
[17]	2KEY	Double-key Press This bit indicates that 2 keys have been detected.
[16]	1KEY	Single-key Press This bit indicates that 1 key has been detected.
[14:11]	KEY1R	KEY1 Row Address This value indicates key1 row address

610

Publication Release Date: Jun. 18, 2010



Bits	Descriptions	
[10:8]	KEY1C	KEY1 Column Address This value indicates key1 column address
[6:3]	KEYOR	KEYO Row Address This value indicates key0 row address
[2:0]	KEYOC	KEYO Column Address This value indicates key0 column address.



#### 8. ELECTRICAL SPECIFICATIONS

#### 8.1 Absolute Maximum Ratings

Ambient temperature	-20 °C ~ 70 °C
Storage temperature	-50 °C ~ 125°C
Voltage on any pin	-0.5V ~ 6V
Power supply voltage (Core logic)	-0.5V ~ 2.5V
Power supply voltage (IO Buffer)	-0.5V ~ 4.6V
Injection current (latch-up testing)	100mA
Crystal Frequency	4MHz ~ 30MHz

#### 8.2 DC Specifications

#### 8.2.1 Digital DC Characteristics

(Normal test conditions: VDD33 = 3.3V+/-10%, VDD18/PLLVDD18 = 1.8V+/-10%, USBVDDC0/USBVDDC1/USBVDDT0/USBVDDT1= 3.3V+/-5%, TA = -20 °C  $\sim$  70 °C unless otherwise specified)

Symbol	Parameter	Condition	Min	TYP	Max	Unit
VDD33	Power Supply		2.97	-	3.63	V
VDD18/ PLLVDD18	Power Supply		1.62	-	1.98	V
USBVDDC0/ USBVDDC1/ USBVDDT0/ USBVDDT1	Power Supply		3.13	-	3.46	V
V <sub>IL</sub>	Input Low Voltage		-0.3	-	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	-	5.5	V
VT+	Schmitt Trigger positive-going threshold		1.5	-	1.62	V
VT-	Schmitt trigger negative-going threshold		1.14	-	1.27	V
V <sub>OL</sub>	Output Low Voltage	Depend on driving	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	Depend on driving	2.4	-	-	V
I <sub>IH</sub>	Input High Current	$V_{IN} = 2.4 \text{ V}$	-1	-	1	uA

612

Publication Release Date: Jun. 18, 2010



$I_{IL}$	Input Low Current	$V_{IN} = 0.4 V$	-1	-	1	uA
${ m I}_{\sf OH}$	Output High Current	EBI, GPIOC, GPIOD	-	35	-	mA
$I_{OL}$	Output Low Current	EBI, GPIOC, GPIOD	-	26	-	mA
${ m I}_{\sf OH}$	Output High Current	The other port	-	25	-	mA
$I_{OL}$	Output Low Current	The other port	-	17	-	mA
$I_{OC}$	Operation Current	Note 1	<u>-</u>	340	-	mA
$I_{SC}$	Standby Current	Note 2	2)	100	-	uA

### Note1:

This operation current is measured on VDD18 @ 1.8V, and all of IP clocks are enable with CPU clock/system clock @ 200MHz / 100MHz.

### Note2:

The standby current is measured on VDD18 @1.8V, and all of IP clocks are disabled with power-down mode, all of GPIO pins are set to output and clock pins keep at 0V.

### 8.2.2 USB Low-/Full-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	Min	Nom	Max
$oldsymbol{V}_{ ext{IH}}$	Pad input high voltage		2.0V		
$V_{_{ m IL}}$	Pad input low voltage				0.8V
$V_{ m DI}$	Differential input sensitivity	PADP-PADM	0.2V		
$V_{\sf CM}$	Common mode voltage range	include V <sub>DI</sub> range	0.8V		2.5V
$V_{\sf SE}$	Single-ended receiver threshold		0.8V		2.0V
$V_{OL}$	Pad output low voltage		0V		0.3V
$V_{OH}$	Pad output high voltage		2.8V		3.6V
$V_{CRS}$	Differential output signal cross-point voltage		1.3V		2.0V
$R_{PU}$	Internal pull-up resistor	Bus idle	900Ω		1575Ω
	W.JA	Receiving	1425Ω		3090Ω
$R_{\scriptscriptstyle{ extsf{PD}}}$	Internal pull-down resistor		14.25ΚΩ		24.80ΚΩ
<b>Z</b> <sub>DRV</sub>	Driver output resistance	Steady state drive		10Ω	
$oldsymbol{\mathcal{C}}_{ ext{IN}}$	Transceiver pad capacitance	Pad to ground			20pF

### 8.2.3 USB High-Speed DC Electrical Specifications

Symbol	Parameter	Conditions	Min	Тур	Max
<b>V</b> <sub>HSDI</sub>	High-speed differential input signal level	PADP-PADM	150mV		
<b>V</b> <sub>HSSQ</sub>	High-speed SQ detection threshold	[PADP-PADM]	100mV		150mV
<b>V</b> <sub>HSCM</sub>	High-speed common mode voltage range		-50mV		500mV

613


Publication Release Date: Jun. 18, 2010



<b>V</b> <sub>HSOH</sub>	High-speed data signaling high	2	360mV	440mV
$oldsymbol{V}_{ ext{ t HSOL}}$	High-speed data signaling low		-10mV	10mV
<b>V</b> <sub>CHIRPJ</sub>	Chirp J level	The "Elle"	700mV	1100mV
$V_{\text{CHIRPK}}$	Chirp K level	40'A -	-900mV	-500mV
<b>Z</b> <sub>HSDRV</sub>	High-speed driver output resistance	45Ω±10%	40.5Ω	49.5Ω


# 8.3 AC Specifications

### 8.3.1 RESET AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>RST</sub>	Reset Pulse Width after Power stable	1.0	-	ms

### 8.3.2 Clock Input Characteristics




Symbol	Parameter	Min.	Тур.	Max.	Unit
F <sub>EXTAL15M</sub>	Clock Input Frequency	-	15.0	-	MHz
EXTAL15M <sub>DUTY</sub>	Clock Input Duty Cycle	45	50	55	%


614



V <sub>IL</sub> (EXTAL15M)	EXTAL15M Input Low Voltage	0	ı	0.8	V
V <sub>IH</sub> (EXTAL15M)	EXTAL15M Input High Voltage	2.0	ı	VDD33+0.3	V

### 8.3.3 EBI/SDRAM Interface AC Characteristics






Symbol	Parameter	Min.	Max.	Unit
F <sub>MCLK</sub>	SDRAM Clock Output Frequency	-	100	MHz
T <sub>DSU</sub>	MD[31:0]] Input Setup Time	2	-	ns
T <sub>DH</sub>	MD[31:0] Input Hold Time	2	-	ns
T <sub>osu</sub>	SDRAM Output Signal Valid Delay Time	2*	7*	ns

<sup>\*</sup> The above  $T_{OSU}$  is based on the EBI CKSKEW register default setting on 0x48 and  $F_{MCLK}$  at 100MHz

Publication Release Date: Jun. 18, 2010



## 8.3.4 EBI / (ROM/SRAM/External I/O) AC Characteristics




Symbol	Parameter	Min.	Max.	Unit
T <sub>ADDO</sub>	Address Output Delay Time	2*	7*	ns
T <sub>NCSO</sub>	ROM/SRAM/Flash or External I/O Chip Select Delay Time	2*	7*	ns
T <sub>NOEO</sub>	ROM/SRAM or External I/O Bank Output Enable Delay	2*	7*	ns
T <sub>NWBO</sub>	ROM/SRAM or External I/O Bank Write Byte Enable Delay	2*	7*	ns
T <sub>DH</sub>	Read Data Hold Time	5		ns
T <sub>DSU</sub>	Read Data Setup Time	1		ns
T <sub>DO</sub>	Write Data Output Delay Time (SRAM or External I/O)	2*	7*	ns
T <sub>NWASU</sub>	External Wait Setup Time	3		ns
T <sub>NWAH</sub>	External Wait Hold Time	1		ns



The above data are based on the EBI CKSKEW register default setting on 0x48 and  $\mathbf{F}_{\text{MCLK}}$  at 100MHz

### 8.3.5 LCD Interface: MPU Type AC Characteristics




Symbol	Parameter	Conditions	Min.	Max.	Unit
T <sub>LCSS</sub>	Chip Select Set-up Time	-	1/2	-	*PCLK
T <sub>LCSH</sub>	Chip Select Hold Time	-	1/2	-	*PCLK
T <sub>LAS</sub>	Address Set-up Time	-	1	-	*PCLK
T <sub>LAH</sub>	Address Hold Time	-	1	-	*PCLK
T <sub>LDOD</sub>	Write Data Active Delay	-	0	1/2	*PCLK
T <sub>LDOH</sub>	Write Data Hold Time	-	1/2	-	*PCLK
T <sub>LWR</sub>	WR Pulse Width	80 Mode	1	-	*PCLK
T <sub>LE</sub>	LE Pulse Width	68 Mode	1/2	-	*PCLK

<sup>\*</sup>PCLK is the engine clock of the LCD Controller



### 8.3.6 SD Host Interface AC Characteristics




Symbol	Parameter	Conditions	Min.	Max.	Unit
F <sub>SD</sub>	SD Clock Frequency	Identification Mode	100	400	KHz
F <sub>SD</sub>	SD Clock Frequency	Data Transfer Mode	-	50	MHz
Т <sub>СЬКН</sub>	SD Clock High Time	-	10	-	ns
T <sub>CLKL</sub>	SD Clock Low Time	-	10	-	ns
T <sub>ISU</sub>	SD CMD & Data Input Setup Time	-	5	-	ns
Tin	SD CMD & Data Input Hold Time	-	5	-	ns
T <sub>OAD</sub>	SD Output Active Delay (Falling Edge)	-	-	14	ns
Тон	SD Output Hold Time	-	0	-	ns

Publication Release Date: Jun. 18, 2010



### 8.3.7 NAND Flash Memory Interface AC Characteristics




Symbol	Parameter	Min.	Max.	Unit
T <sub>CACS</sub>	SM_CS0n, SM_ALE, SM_CLE Setup Time before SM_WEn, SM_REn Low	20	-	ns
T <sub>CACH</sub>	SM_CS0n, SM_ALE, SM_CLE Hold Time after SM_WEn, SM_REn High	40	-	ns
T <sub>WP</sub>	Write Pulse Width	40	-	ns
T <sub>WH</sub>	SM_WEn High Time	20	-	ns
T <sub>wc</sub>	Write Cycle Time	80	-	ns
T <sub>WDS</sub>	Write Data Output Setup Time	30	-	ns
T <sub>WDH</sub>	Write Data Output Hold Time	20	-	ns
T <sub>RP</sub>	Read Pulse Width	60	-	ns
T <sub>RH</sub>	SM_REn High Time	20	-	ns

Publication Release Date: Jun. 18, 2010 Revision: A4



T <sub>RC</sub>	Read Cycle Time	80	-	ns
T <sub>RDS</sub>	Read Data Input Setup Time	6	-	ns
T <sub>RDH</sub>	Read Data Input Hold Time	20	-	ns

# 8.3.8 Memory Stick Interface AC Characteristics




Symbol	Parameter Conditions		Min.	Max.	Unit
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Serial Mode	5	20	MHz
F <sub>MCLK</sub>	MS_CLK Clock Frequency	Parallel Mode	10	40	MHz
T <sub>MCLKH</sub>	MS_CLK Clock High Time		5	-	ns
T <sub>MCLKL</sub>	MS_CLK Clock Low Time		5	-	ns
T <sub>BS_OD</sub>	MS_BS Output Delay (Falling Edge)		5	15	ns
T <sub>BS_H</sub>	MS_BS Output Hold Time		1	-	ns
T <sub>D_SU</sub>	Data Input Setup Time		8	-	ns
T <sub>D_H</sub>	Data input Hold Time		1	-	ns
T <sub>D_OD</sub>	Data Output Delay (Falling Edge)		8	15	ns
T <sub>D_OD</sub>	Data Output Hold Time		1	-	ns

620

Publication Release Date: Jun. 18, 2010



### 8.3.9 Audio AC-Link Interface AC Characteristics



Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Input High Time	36.6	40.7	44.8	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Input Low Time	36.6	40.7	44.8	ns
T <sub>ABCLK</sub>	Audio Bit Clock Input Cycle Time	-	81.4	-	ns
T <sub>AOS</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Setup Time	15	-	-	ns
T <sub>AOH</sub>	Audio Output Signal (AC97_SYNC, AC97_DATAO) Hold Time	5	-	-	ns
T <sub>AIS</sub>	Audio Data Input Setup Time	15	-	-	ns
T <sub>AIH</sub>	Audio Data Input Hold Time	5	-	-	ns
T <sub>SYNCH</sub>	Sync Signal Output High Time	-	20.8	-	ns
T <sub>SYNCH</sub>	Sync Signal Output Low Time	-	1.3	-	ns
T <sub>SYNC</sub>	Sync Signal Output Cycle Time	-	19.5	-	ns


621

Publication Release Date: Jun. 18, 2010

# nuvoTon

# 32-BIT ARM926EJ-S BASED MCU


### 8.3.10 Audio I2S Interface AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>ABCLKH</sub>	Audio Bit Clock Output High Time	18.3	-	ns
T <sub>ABCLKH</sub>	Audio Bit Clock Output Low Time	18.3 -		ns
T <sub>ABCLK</sub>	Audio Bit Clock Output Cycle Time	40.7 -		ns
T <sub>AOS</sub>	Audio Data Output Setup Time	4.5 -		ns
Таон	Audio Data Output Hold Time	4.5 -		ns
T <sub>AIS</sub>	Audio Data Input Setup Time	Setup Time 4.5 -		ns
T <sub>AIH</sub>	Audio Data Input Hold Time	4.5	-	ns



### 8.3.11 USI (SPI/MW) Interface AC Characteristics



Symbol	Parameter	Min.	Max.	Unit
T <sub>CLKH</sub>	Clock Output High Time	14.6	-	ns
T <sub>CLKL</sub>	Clock Output Low Time	15.8		ns
T <sub>CLK</sub>	Clock Cycle Time	30.4	-	ns
T <sub>UOS</sub>	SFRM, SSPTXD Output Setup Time	15	-	ns
T <sub>UOH</sub>	SFRM, SSPTXD Output Hold Time	13	-	ns
T <sub>UIS</sub>	SSPRXD Input Setup Time	10	-	ns
T <sub>UIH</sub>	SSPRXD Input Hold Time	10	-	ns



### **USB Transceiver AC Characteristics** 8.3.12

## **USB Transceiver: Low-Speed AC Electrical Specifications**

Symbol	Parameter	er Conditions		Тур	Max
$ au_{LR}$	Low-speed driver rise time	C <sub>L</sub> =50pF	75ns		300ns
T <sub>LF</sub>	Low-speed driver fall time	C <sub>L</sub> =50pF	75ns	12	300ns
<b>T</b> <sub>LRFM</sub>	Low-speed rise/fall time matching	$T_{LRFM} = T_{LR} / T_{LF}$	80%	0	125%

# **USB Transceiver: Full-Speed AC Electrical Specifications**

Symbol	Parameter Conditions			Тур	Max
$ au_{FR}$	Full-speed driver rise time	C <sub>L</sub> =50pF	4ns		20ns
$\mathcal{T}_{FF}$	Full-speed driver fall time	C <sub>L</sub> =50pF	75ns		20ns
<b>T</b> <sub>FRFM</sub>	Full-speed rise/fall time matching	$T_{FRFM} = T_{FR} / T_{FF}$	90%		111.11 %

# **USB Transceiver: High-Speed AC Electrical Specifications**

Symbol	Parameter	Conditions	Min	Тур	Max
$ au_{HSR}$	High-speed driver rise time	$Z_{HSDRV} = 45\Omega$	500ps		900ps
<b>T</b> <sub>HSF</sub>	High-speed driver fall time	$Z_{HSDRV} = 45\Omega$	500ps		900ps
	High-speed driver waveform requirement		Eye diagram of template 1**  Eye diagram of template 4 <sup>††</sup>		
13	High-speed receiver waveform requirement				plate 4 <sup>††</sup>
		Data source end	Eye diagra	am of tem	plate 1**
	High-speed jitter requirement	Receiver end	Eye diagra	am of tem	plate 4

624


<sup>\*\*</sup> Check "Universal Serial Bus Specification Revision 2.0" in page 133.

<sup>++</sup> Check "Universal Serial Bus Specification Revision 2.0" in page 136.




### **EMC RMII AC Characteristics** 8.3.13

The signal timing characteristics conforms to the guidelines specified in IEEE Std. 802.3.



Transmit Signal Timing Relationships at RMII




Receive Signal Timing Relationships at RMII

Symbol	Parameter	Min	Max	Unit
T <sub>TxO</sub>	Transmit Output Delay Time	7	14	ns
T <sub>RxSU</sub>	Receive Setup Time	4		ns
T <sub>RxH</sub>	Receive Hold Time	2		ns


625

Publication Release Date: Jun. 18, 2010 Revision: A4





PHY\_MDIO Read from PHY Timing



**PHY\_MDIO** Write to PHY Timing


Symbol	Parameter	Min	Max	Unit
T <sub>MDO</sub>	PHY_MDIO Output Delay Time	0	15	ns
T <sub>MDSU</sub>	PHY_MDIO Setup Time	5		ns
T <sub>MDH</sub>	PHY_MDIO Hold Time	5		ns

Publication Release Date: Jun. 18, 2010



### 9. PACKAGE SPECIFICATIONS

NUC950ADN LQFP216L (24X24X1.4 mm, footprint 2.0mm)



Symbol	Dime	nsion ir	n mm		Dimer	ision in	inch
Syllibol	Min	Nom	Max		Min	Nom	Max
Α	_		1.60	][	_	_	0.063
Αı	0.05	_	0.15	$\  \ $	0.002	_	0.006
A2	1.35	1.40	1.45		0.053	0.055	0.057
b	0.13	0.18	0.23	1[	0.005	0.007	0.009
b <sub>1</sub>	0.13	0.16	0.19	1[	0.005	0.006	0.007
С	0.09	0.14	0.20		0.004	0.006	0.008
C1	0.09	0.12	0.16	][	0.004	0.005	0.006
D	25.85	26.00	26.15	][	1.018	1.024	1.030
D <sub>1</sub>	23.90	24.00	24.10	][	0.941	0.945	0.949
/ E	25.85	26.00	26.15	][	1.018	1.024	1.030
E₁	23.90	24.00	24.10	][	0.941	0.945	0.949
е	0.	40 BS	0		0.	016 BS	SC
	0.45	0.60	0.75		0.018	0.024	0.030
L <sub>1</sub>	1	.00 RE	F2)	0.039 REF			
R <sub>1</sub>	0.08	3	549	][	0.003	_	
R₂	0.08	100	-40		0.003		
S	0.20	<	-		800.0	_	
θ	0,	3.5°	7*		0.	3.5°	7°
θι	0*	-	70		0.	100	_
θ2	1 1°	12°	13°		11°	12°	13°
Өз	11°	12°	13°		1 1°	12°	13°
ccc		0.08			10	0.003	10

Exposed Pad Size						
L/F	Dimension in mm	Dimension in inch				
D2/E2	6.50 REF	0.256 REF				

627



### 10. REVISION HISTORY

REVISION	DATE	COMMENTS
А	2008/07/09	First Release
A1	2008/07/18	1. Update Chapter 7.10
		Display size: Maximum size 1024x768
A2	2008/10/07	1. Update Chapter 2
		Add text "Pb free"
		2. Update Chapter 4
		Correct typo: KPI_ROW[0], KPI_ROW[1], KPI_ROW[2], KPI_ROW[3]
		3. Correct Typo: Spelling and grammar check
		4. Update Chapter 9
		Package Specifications
АЗ	2009/04/13	1. Update Chapter 7.10.1.4
		Display Pin Assignment Table
		2. Rename nWE to nSWE
		3. Change Part Number from W90P950CDG to NUC950ADN
		4. Update Chapter 7.10
		Display size: Maximum size 1024x600
		5. Update Chapter 8.3.5
		LCD Interface: MPU Type AC Characteristics
A4	2010/06/18	1. Add GPIOI[16]
		2. Add IOH, IOL current value

Publication Release Date: Jun. 18, 2010



### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Publication Release Date: Jun. 18, 2010