

32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/Graphics/Touch (HMI), USB, and Advanced Analog

Operating Conditions

2.3V to 3.6V, -40°C to +105°C, DC to 80 MHz

Core: 80 MHz/105 DMIPS MIPS32® M4K®

- MIPS16e[®] mode for up to 40% smaller code size
- · Code-efficient (C and Assembly) architecture
- Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply

Clock Management

- · 0.9% internal oscillator
- · Programmable PLLs and oscillator clock sources
- · Fail-Safe Clock Monitor (FSCM)
- · Independent Watchdog Timer
- · Fast wake-up and start-up

Power Management

- · Low-power management modes (Sleep and Idle)
- Integrated Power-on Reset, Brown-out Reset, and High Voltage Detect
- 0.5 mA/MHz dynamic current (typical)
- 40 µA IPD current (typical)

Audio/Graphics/Touch HMI Features

- · External graphics interface with up to 34 PMP pins
- Audio data communication: I²S, LJ, RJ, USB
- Audio data control interface: SPI and I²C™
- · Audio data master clock:
 - Generation of fractional clock frequencies
 - Can be synchronized with USB clock
 - Can be tuned in run-time
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch™ capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)

Advanced Analog Features

- · ADC Module:
 - 10-bit 1 Msps rate with one Sample and Hold (S&H)
 - Up to 28 analog inputs
 - Can operate during Sleep mode
- · Flexible and independent ADC trigger sources
- · On-chip temperature measurement capability
- Comparators:
 - Two dual-input Comparator modules
 - Programmable references with 32 voltage points

Timers/Output Compare/Input Capture

- · Five General Purpose Timers:
 - Five 16-bit and up to two 32-bit Timers/Counters
- · Five Output Compare (OC) modules
- · Five Input Capture (IC) modules
- · Peripheral Pin Select (PPS) to allow function remap
- · Real-Time Clock and Calendar (RTCC) module

Communication Interfaces

- · USB 2.0-compliant Full-speed OTG controller
- · Up to five UART modules (20 Mbps):
 - Supports LIN 1.2 protocols and $\mbox{IrDA}^{\mbox{\scriptsize 8}}$ support
- · Two 4-wire SPI modules (25 Mbps)
- Two I²C modules (up to 1 Mbaud) with SMBus support
- · PPS to allow function remap
- · Parallel Master Port (PMP)

Direct Memory Access (DMA)

- Four channels of hardware DMA with automatic data size detection
- 32-bit Programmable Cyclic Redundancy Check (CRC)
- Two additional channels dedicated to USB

Input/Output

- 15 mA or 12 mA source/sink for standard VOH/VOL and up to 22 mA for non-standard VOH1
- · 5V-tolerant pins
- · Selectable open drain, pull-ups, and pull-downs
- · External interrupts on all I/O pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 2 -40°C to +105°C) planned
- · Class B Safety Library, IEC 60730

Debugger Development Support

- · In-circuit and in-application programming
- 4-wire MIPS® Enhanced JTAG interface
- · Unlimited program and six complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan

Packages

Туре	QFN		TQFP				
Pin Count	64	64	100	100	124		
I/O Pins (up to)	53	53	85	85	85		
Contact/Lead Pitch	0.50	0.50	0.40	0.50	0.50		
Dimensions	9x9x0.9	10x10x1	12x12x1	14x14x1	9x9x0.9		

Note: All dimensions are in millimeters (mm) unless specified.

TABLE 1: PIC32MX330/350/370/430/450/470 CONTROLLER FAMILY FEATURES


					mannak	do Bo	rinha	ale											
				Kei	nappat	ne re	ripner	ais	els)							ਰ			
Pins	Packages	Program Memory (KB) ⁽¹	Data Memory (KB)	Remappable Pins	Timers/Capture/Compare ⁽²⁾	UART	SPI/I ² S	External Interrupts ⁽³⁾	10-bit 1 Msps ADC (Chann	Analog Comparators	USB On-The-Go (OTG)	СТМО	I ² Стм	PMP	RTCC	DMA Channels (Programmable/Dedicate	I/O Pins	JTAG	Trace
64	QFN, TQFP	64+12	16	37	5/5/5	4	2/2	5	28	2	N	Y	2	Υ	Y	4/0	53	Υ	Y
100 124	TQFP VTLA	64+12	16	54	5/5/5	5	2/2	5	28	2	N	Υ	2	Y	Y	4/0	85	Υ	Y
64	QFN,	128+12	32	37	5/5/5	4	2/2	5	28	2	N	Υ	2	Y	Y	4/0	53	Υ	Y
100 124	TQFP VTLA	128+12	32	54	5/5/5	5	2/2	5	28	2	N	Υ	2	Υ	Υ	4/0	85	Υ	Υ
64	QFN, TQFP	256+12	64	37	5/5/5	4	2/2	5	28	2	N	Υ	2	Υ	Υ	4/0	53	Υ	Υ
100 124	TQFP VTI A	256+12	64	54	5/5/5	5	2/2	5	28	2	N	Υ	2	Y	Y	4/0	85	Υ	Y
64	QFN, TQFP	512+12	128	37	5/5/5	5	2/2	5	28	2	N	Υ	2	Y	Υ	4/0	51	Y	Υ
100 124	TQFP VTLA	512+12	128	54	5/5/5	5	2/2	5	28	2	N	Υ	2	Y	Y	4/0	83	Υ	Y
64	QFN, TQFP	64+12	16	34	5/5/5	4	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	51	Υ	Υ
100 124	TQFP VTLA	64+12	16	51	5/5/5	5	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	83	Υ	Y
64	QFN, TQFP	128+12	32	34	5/5/5	4	2/2	5	28	2	Y	Υ	2	Y	Y	4/2	51	Υ	Υ
100 124	TQFP VTLA	128+12	32	51	5/5/5	5	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	83	Υ	Υ
64	QFN, TQFP	256+12	64	34	5/5/5	4	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	51	Υ	N
100 124	TQFP VTLA	256+12	64	51	5/5/5	5	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	83	Υ	Y
64	QFN, TQFP	512+12	128	34	5/5/5	4	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	51	Υ	N
100	TQFP	512+12	128	51	5/5/5	5	2/2	5	28	2	Υ	Υ	2	Υ	Υ	4/2	83	Υ	Y
	64 100 124 64 100 124 64 100 124 64 100 124 64 100 124 64 100 124 64 100 124 64	64 QFN, 100 TQFP 124 VTLA 64 QFN, TQFP 100 TQFP 124 VTLA 64 QFN, TQFP 120 TQFP 121 VTLA 64 QFN, TQFP 124 VTLA	64 QFN, TQFP P TQFP 64+12 100 TQFP P TQFP 64+12 124 VTLA 64+12 124 VTLA 128+12 100 TQFP TQFP 128+12 100 TQFP TQFP 256+12 100 TQFP TQFP 512+12 100 TQFP TQFP 512+12 100 TQFP TQFP 64+12 100 TQFP TQFP 64+12 100 TQFP TQFP 128+12 100 TQFP TQFP 128+12 100 TQFP TQFP 256+12 100 TQFP TQFP 256+12	64 QFN, TQFP TQFP 64+12 16 100 TQFP TQFP 64+12 16 64 QFN, TQFP TQFP 128+12 32 100 TQFP TQFP 128+12 32 64 QFN, TQFP TQFP 256+12 64 100 TQFP TQFP 256+12 64 64 QFN, TQFP TQFP 512+12 128 100 TQFP TQFP 512+12 16 64 QFN, TQFP TQFP 64+12 16 100 TQFP TQFP 128+12 32 100 TQFP TQFP 128+12 32 100 TQFP TQFP 128+12 32 64 QFN, TQFP TQFP 128+12 32 64 QFN, TQFP TQFP 256+12 64 100 TQFP TQFP 256+12 64 100 TQFP TQFP 256+12 64 64 QFN, TQFP TQFP 256+12 64 100 TQFP	sebeyard Weight 16 Stelled Burder S	suil Agen and septential will (g)(g)(g)(g)(g)(g)(g)(g)(g)(g)(g)(g)(g)(Rul Respace Re	Name	64 QFN, TQFP 64+12 16 37 5/5/5 4 2/2 5 100 TQFP 64+12 16 37 5/5/5 4 2/2 5 100 TQFP 64+12 16 54 5/5/5 5 2/2 5 64 QFN, TQFP 128+12 32 37 5/5/5 4 2/2 5 100 TQFP 128+12 32 54 5/5/5 5 2/2 5 64 QFN, TQFP 256+12 64 37 5/5/5 4 2/2 5 100 TQFP 256+12 64 37 5/5/5 5 2/2 5 100 TQFP 256+12 64 54 5/5/5 5 2/2 5 100 TQFP 512+12 128 37 5/5/5 5 2/2 5 100 TQFP 64+12 16 34 5/5/5 4	September Sept	September Sept	September Sept	Name	Name	National Park Park	Name	Sebara S	See	September Sept


Note 1: All devices feature 12 KB of Boot Flash memory.


2: Four out of five timers are remappable.


3: Four out of five external interrupts are remappable.


Pin Diagrams

















Note 1: See Table 2 for the full list of pin names.

TABLE 2: PIN NAMES: PIC32MX3XXL DEVICES^(1,2)

Package Bump#	Full Pin Name
A1	No Connect
A2	RG15
A3	Vss
A4	AN23/PMD6/RE6
A5	RPC1/RC1
A6	RPC3/RC3
A7	AN16/C1IND/RPG6/SCK2/PMA5/RG6
A8	AN18/C2IND/RPG8/PMA3/RG8
A9	AN19/C2INC/RPG9/PMA2/RG9
A10	VDD
A11	RPE8/RE8
A12	AN5/C1INA/RPB5/RB5
A13	PGED3/AN3/C2INA/RPB3/RB3
A14	VDD
A15	PGEC1/AN1/RPB1/CTED12/RB1
A16	No Connect
A17	No Connect
A18	No Connect
A19	No Connect
	PGEC2/AN6/RPB6/RB6
A20	
A21	VREF-/CVREF-/PMA7/RA9
A22	AVDD
A23	AN8/RPB8/CTED10/RB8
A24	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10
A25	Vss
A26	TCK/CTED2/RA1
A27	RPF12/RF12
A28	AN13/PMA10/RB13
A29	AN15/RPB15/OCFB/CTED6/PMA0/RB15
A30	VDD
A31	RPD15/RD15
A32	RPF5/PMA8/RF5
A33	No Connect
A34	No Connect
A35	RPF3/RF3
A36	RPF2/RF2
A37	RPF7/RF7
A38	SDA1/RG3
A39	SCL2/RA2
A40	TDI/CTED9/RA4
A41	VDD
A42	OSC2/CLKO/RC15
A43	Vss
A44	RPA15/RA15
A45	RPD9/RD9
A46	RPD11/PMCS1/RD11
A47	SOSCI/RPC13/RC13
A48	VDD
A49	No Connect
A50	No Connect
A51	No Connect

Package Bump #	Full Pin Name					
A52	AN24/RPD1/RD1					
A53	AN26/RPD3/RD3					
A54	PMD13/RD13					
A55	RPD5/PMRD/RD5					
A56	PMD15/RD7					
A57	No Connect					
A58	No Connect					
A59	No Connect					
A60	RPF1/PMD10/RF1					
A61	RPG0/PMD8/RG0					
A62	TRD3/CTED8/RA7					
A63	Vss					
A64	PMD1/RE1					
A65	TRD1/RG12					
A66	AN20/PMD2/RE2					
A67	AN21/PMD4/RE4					
A68	No Connect					
B1	VDD					
B2	AN22/RPE5/PMD5/RE5					
B3	AN27/PMD7/RE7					
B4	RPC2/RC2					
B5	RPC4/CTED7/RC4					
B6	AN17/C1INC/RPG7/PMA4/RG7					
B7	MCLR					
B8	Vss					
B9	TMS/CTED1/RA0					
B10	RPE9/RE9					
B11	AN4/C1INB/RB4					
B12	Vss					
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2					
B14	PGED1/AN0/RPB0/RB0					
B15	No Connect					
B16	PGED2/AN7/RPB7/CTED3/RB7					
B17	VREF+/CVREF+/PMA6/RA10					
B18	AVss					
B19	AN9/RPB9/CTED4/RB9					
B20	AN11/PMA12/RB11					
B21	VDD					
B22	RPF13/RF13					
B23	AN12/PMA11/RB12					
B24	AN14/RPB14/CTED5/PMA1/RB14					
B25	Vss					
B26	RPD14/RD14					
B27	RPF4/PMA9/RF4					
B28	No Connect					
B29	RPF8/RF8					
B30	RPF6/SCKI/INT0/RF6					
B31	SCL1/RG2					
B32	SDA2/RA3					
B33	TDO/RA5					
B34	OSC1/CLKI/RC12					

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

TABLE 2: PIN NAMES: PIC32MX3XXL DEVICES^(1,2) (CONTINUED)

TABLE 2. THATAMILO. THOULMAND THE							
Package Bump #	Full Pin Name						
B35	No Connect						
B36	RPA14/RA14						
B37	RPD8/RTCC/RD8						
B38	RPD10/PMCS2/RD10						
B39	RPD0/RD0						
B40	SOSCO/RPC14/T1CK/RC14						
B41	Vss						
B42	AN25/RPD2/RD2						
B43	RPD12/PMD12/RD12						
B44	RPD4/PMWR/RD4						
B45	PMD14/RD6						

Package Bump #	Full Pin Name					
B46	VCAP					
B47	No Connect					
B48	VDD					
B49	RPF0/PMD11/RF0					
B50	RPG1/PMD9/RG1					
B51	TRCLK/RA6					
B52	PMD0/RE0					
B53	VDD					
B54	TRD2/RG14					
B55	TRD0/RG13					
B56	RPE3/CTPLS/PMD3/RE3					

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions

^{2:} Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.




TABLE 3: PIN NAMES: PIC32MX4XXL DEVICES^(1,2)

Package Bump #	Full Pin Name							
A1	No Connect							
A2	RG15							
A3	Vss							
A4	AN23/PMD6/RE6							
A5	RPC1/RC1							
A6	RPC3/RC3							
A7	AN16/C1IND/RPG6/SCK2/PMA5/RG6							
A8	AN18/C2IND/RPG8/PMA3/RG8							
A9	AN19/C2INC/RPG9/PMA2/RG9							
A10	VDD							
A11	RPE8/RE8							
A12	AN5/C1INA/RPB5/VBUSON/RB5							
A13	PGED3/AN3/C2INA/RPB3/RB3							
A14	VDD							
A15	PGEC1/AN1/RPB1/CTED12/RB1							
A16	No Connect							
A17	No Connect							
A18	No Connect							
A19	No Connect							
A20	PGEC2/AN6/RPB6/RB6							
A21	VREF-/CVREF-/PMA7/RA9							
A22	AVDD							
A23	AN8/RPB8/CTED10/RB8							
A24	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10							
A25	Vss							
A25 A26								
A20 A27	TCK/CTED2/RA1 RPF12/RF12							
A27	AN13/PMA10/RB13							
A20 A29	AN15/RPB15/OCFB/CTED6/PMA0/RB15							
A30	VDD							
A31	RPD15/RD15							
A32	RPF5/PMA8/RF5							
A32 A33	No Connect							
A34	No Connect							
A35	USBID/RF3							
A36	RPF2/RF2							
A36 A37	VBUS							
A37	D-							
A39	SCL2/RA2							
A39 A40	TDI/CTED9/RA4							
A40 A41	VDD							
A41	OSC2/CLKO/RC15							
A43	Vss							
A44	SDA1/RPA15/RA15							
A45	RPD9/RD9							
A46	RPD11/PMCS1/RD11							
A47	SOSCI/RPC13/RC13							
A48	VDD							
A49	No Connect							
A50	No Connect							
A51	No Connect							
Note 1:	The RPn nins can be used by remannable peripherals. S							

Package Bump #	Full Pin Name
A52	AN24/RPD1/RD1
A53	AN26/RPD3/RD3
A54	PMD13/RD13
A55	RPD5/PMRD/RD5
A56	PMD15/RD7
A57	No Connect
A58	No Connect
A59	No Connect
A60	RPF1/PMD10/RF1
A61	RPG0/PMD8/RG0
A62	TRD3/CTED8/RA7
A63	Vss
A64	PMD1/RE1
A65	TRD1/RG12
A66	AN20/PMD2/RE2
A67	AN21/PMD4/RE4
A68	No Connect
B1	VDD
B2	AN22/RPE5/PMD5/RE5
B3	AN27/PMD7/RE7
B4	RPC2/RC2
B5	RPC4/CTED7/RC4
B6	AN17/C1INC/RPG7/PMA4/RG7
B7	MCLR
B8	Vss
B9	TMS/CTED1/RA0
B10	RPE9/RE9
B11	AN4/C1INB/RB4
B12	Vss
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2
B14	PGED1/AN0/RPB0/RB0
B15	No Connect
B16	PGED2/AN7/RPB7/CTED3/RB7
B17	VREF+/CVREF+/PMA6/RA10
B18	AVss
B19	AN9/RPB9/CTED4/RB9
B20	AN11/PMA12/RB11
B21	VDD
B22	RPF13/RF13
B23	AN12/PMA11/RB12
B24	AN14/RPB14/CTED5/PMA1/RB14
B25	Vss
B26	RPD14/RD14
B27	RPF4/PMA9/RF4
B28	No Connect
B29	RPF8/RF8
B30	VUSB3V3
B31	D+
B32	SDA2/RA3
B33	TDO/RA5
B34	OSC1/CLKI/RC12

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

TABLE 3: PIN NAMES: PIC32MX4XXL DEVICES^(1,2) (CONTINUED)

TABLE OF THE TAXABLE DE							
Package Bump #	Full Pin Name						
B35	No Connect						
B36	SCL1/RPA14/RA14						
B37	RPD8/RTCC/RD8						
B38	RPD10/SCK1/PMCS2/RD10						
B39	RPD0/INT0/RD0						
B40	SOSCO/RPC14/T1CK/RC14						
B41	Vss						
B42	AN25/RPD2/RD2						
B43	RPD12/PMD12/RD12						
B44	RPD4/PMWR/RD4						
B45	PMD14/RD6						

Package Bump #	Full Pin Name
B46	VCAP
B47	No Connect
B48	VDD
B49	RPF0/PMD11/RF0
B50	RPG1/PMD9/RG1
B51	TRCLK/RA6
B52	PMD0/RE0
B53	VDD
B54	TRD2/RG14
B55	TRD0/RG13
B56	RPE3/CTPLS/PMD3/RE3

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

Table of Contents

1.0	Device Overview	17
2.0	Guidelines for Getting Started with 32-bit MCUs	27
3.0	CPU	33
4.0	Memory Organization	37
5.0	Flash Program Memory	93
6.0	Resets	97
7.0	Interrupt Controller	101
8.0	Oscillator Configuration	109
9.0	Prefetch Cache	119
10.0	Direct Memory Access (DMA) Controller	129
11.0	USB On-The-Go (OTG)	145
12.0	I/O Ports	167
13.0	Timer1	177
14.0	Timer2/3, Timer4/5	181
15.0	Input Capture	185
16.0	Output Compare	189
17.0	Serial Peripheral Interface (SPI)	191
18.0	Inter-Integrated Circuit™ (I ² C™)	199
19.0	Universal Asynchronous Receiver Transmitter (UART)	205
20.0	Parallel Master Port (PMP)	211
21.0	Real-Time Clock and Calendar (RTCC)	219
22.0	10-bit Analog-to-Digital Converter (ADC)	229
	Comparator	
24.0	Comparator Voltage Reference (CVREF)	241
	Charge Time Measurement Unit (CTMU)	
26.0	Power-Saving Features	247
27.0	Special Features	251
28.0	Instruction Set	263
29.0	Development Support	265
30.0	Electrical Characteristics	269
	DC and AC Device Characteristics Graphs	
32.0	Packaging Information	319
The I	Microchip Web Site	339
	tomer Change Notification Service	
Cust	tomer Support	339
Read	der Response	340
Prod	duct Identification System	341

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site: http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual sections of the "PIC32 Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

Note: To access the documents listed below, browse to the documentation section of the Microchip web site (www.microchip.com).

- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 3. "Memory Organization" (DS60001115)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)

1.0 DEVICE OVERVIEW

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. This document contains device-specific information for PIC32MX330/350/370/430/450/470 devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX330/350/370/430/450/470 family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: PIC32MX330/350/370/430/450/470 BLOCK DIAGRAM




TABLE 1-1: PINOUT I/O DESCRIPTIONS

TABLE 1-		Pin Numb	er							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description				
AN0	16	25	B14	ı	Analog					
AN1	15	24	A15	I	Analog					
AN2	14	23	B13	I	Analog					
AN3	13	22	A13	I	Analog					
AN4	12	21	B11	I	Analog					
AN5	11	20	A12	I	Analog					
AN6	17	26	A20	I	Analog					
AN7	18	27	B16	I	Analog					
AN8	21	32	A23	I	Analog					
AN9	22	33	B19	I	Analog					
AN10	23	34	A24	I	Analog					
AN11	24	35	B20	I	Analog					
AN12	27	41	B23	I	Analog					
AN13	28	42	A28	I	Analog	A calculate A share and				
AN14	29	43	B24	I	Analog	Analog input channels.				
AN15	30	44	A29	I	Analog					
AN16	4	10	A7	I	Analog					
AN17	5	11	В6	I	Analog					
AN18	6	12	A8	ı	Analog					
AN19	8	14	A9	I	Analog					
AN20	62	98	A66	I	Analog					
AN21	64	100	A67	I	Analog					
AN22	1	3	B2	I	Analog					
AN23	2	4	A4	I	Analog					
AN24	49	76	A52	I	Analog					
AN25	50	77	B42	I	Analog					
AN26	51	78	A53	I	Analog					
AN27	3	5	В3	I	Analog					
CLKI	39	63	B34	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.				
CLKO	40	64	A42	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with the OSC2 pin function.				
OSC1	39	63	B34	ı	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.				
OSC2	40	64	A42	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
SOSCI	47	73	A47	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
SOSCO	48	74	B40	0	_	32.768 kHz low-power oscillator crystal output.				

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		er	İ			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
IC1	PPS	PPS	PPS	I	ST	
IC2	PPS	PPS	PPS	I	ST	
IC3	PPS	PPS	PPS	I	ST	Capture Input 1-5
IC4	PPS	PPS	PPS	I	ST	
IC5	PPS	PPS	PPS	- 1	ST	
OC1	PPS	PPS	PPS	0	ST	Output Compare Output 1
OC2	PPS	PPS	PPS	0	ST	Output Compare Output 2
OC3	PPS	PPS	PPS	0	ST	Output Compare Output 3
OC4	PPS	PPS	PPS	0	ST	Output Compare Output 4
OC5	PPS	PPS	PPS	0	ST	Output Compare Output 5
OCFA	PPS	PPS	PPS	-	ST	Output Compare Fault A Input
OCFB	30	44	A29	-	ST	Output Compare Fault B Input
INT0	35 ⁽¹⁾ , 46 ⁽²⁾	55 ⁽¹⁾ , 72 ⁽²⁾	B30 ⁽¹⁾ , B39 ⁽²⁾	-	ST	External Interrupt 0
INT1	PPS	PPS	PPS	_	ST	External Interrupt 1
INT2	PPS	PPS	PPS	-	ST	External Interrupt 2
INT3	PPS	PPS	PPS	- 1	ST	External Interrupt 3
INT4	PPS	PPS	PPS	- 1	ST	External Interrupt 4
RA0	_	17	В9	I/O	ST	
RA1	_	38	A26	I/O	ST	
RA2	_	58	A39	I/O	ST	
RA3	_	59	B32	I/O	ST	
RA4	_	60	A40	I/O	ST	
RA5	_	61	B33	I/O	ST	DODTA is a hidiractional I/O nort
RA6	_	91	B51	I/O	ST	PORTA is a bidirectional I/O port
RA7	_	92	A62	I/O	ST]
RA9	_	28	A21	I/O	ST]
RA10	_	29	B17	I/O	ST]
RA14	_	66	B36	I/O	ST]
RA15	_	67	A44	I/O	ST]
Legend:	CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels					ialog = Analog input P = Power = Output I = Input

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

IABLE 1-		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
RB0	16	25	B14	I/O	ST	
RB1	15	24	A15	I/O	ST	
RB2	14	23	B13	I/O	ST	
RB3	13	22	A13	I/O	ST	
RB4	12	21	B11	I/O	ST	
RB5	11	20	A12	I/O	ST	
RB6	17	26	A20	I/O	ST	
RB7	18	27	B16	I/O	ST	DODTD is a hidisasticast I/O most
RB8	21	32	A23	I/O	ST	PORTB is a bidirectional I/O port
RB9	22	33	B19	I/O	ST	
RB10	23	34	A24	I/O	ST	
RB11	24	35	B20	I/O	ST	
RB12	27	41	B23	I/O	ST	
RB13	28	42	A28	I/O	ST	
RB14	29	43	B24	I/O	ST	
RB15	30	44	A29	I/O	ST	
RC1	_	6	A5	I/O	ST	
RC2	_	7	B4	I/O	ST	
RC3	_	8	A6	I/O	ST	
RC4	_	9	B5	I/O	ST	DODTO to a historial NO and
RC12	39	63	B34	I/O	ST	PORTC is a bidirectional I/O port
RC13	47	73	A47	I/O	ST	
RC14	48	74	B40	I/O	ST	
RC15	40	64	A42	I/O	ST	
RD0	46	72	B39	I/O	ST	
RD1	49	76	A52	I/O	ST	
RD2	50	77	B42	I/O	ST	
RD3	51	78	A53	I/O	ST	1
RD4	52	81	B44	I/O	ST	
RD5	53	82	A55	I/O	ST	
RD6	54	83	B45	I/O	ST	
RD7	55	84	A56	I/O	ST	DODED: IVE E IVE
RD8	42	68	B37	I/O	ST	PORTD is a bidirectional I/O port
RD9	43	69	A45	I/O	ST	1
RD10	44	70	B38	I/O	ST	1
RD11	45	71	A46	I/O	ST	1
RD12	_	79	B43	I/O	ST	1
RD13	_	80	A54	I/O	ST	1
RD14	_	47	B26	I/O	ST	1
RD15	_	48	A31	I/O	ST	1
		1	1	1		1

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
RE0	60	93	B52	I/O	ST	
RE1	61	94	A64	I/O	ST	1
RE2	62	98	A66	I/O	ST	1
RE3	63	99	B56	I/O	ST	7
RE4	64	100	A67	I/O	ST	DODTE is a hidiractional I/O nort
RE5	1	3	B2	I/O	ST	PORTE is a bidirectional I/O port
RE6	2	4	A4	I/O	ST	1
RE7	3	5	В3	I/O	ST	1
RE8	_	18	A11	I/O	ST	1
RE9	_	19	B10	I/O	ST	1
RF0	58	87	B49	I/O	ST	
RF1	59	88	A60	I/O	ST	1
RF2	34(1)	52	A36	I/O	ST	1
RF3	33	51	A35	I/O	ST	1
RF4	31	49	B27	I/O	ST	
RF5	32	50	A32	I/O	ST	PORTF is a bidirectional I/O port
RF6	35(1)	55 ⁽¹⁾	B30 ⁽¹⁾	I/O	ST	7
RF7	_	54 ⁽¹⁾	A37 ⁽¹⁾	I/O	ST	1
RF8	_	53	B29	I/O	ST	1
RF12	_	40	A27	I/O	ST	1
RF13	_	39	B22	I/O	ST	7
RG0	_	90	A61	I/O	ST	
RG1	_	89	B50	I/O	ST	7
RG2 ⁽¹⁾	37	57	B31	I/O	ST	7
RG3 ⁽¹⁾	36	56	A38	I/O	ST]
RG6	4	10	A7	I/O	ST	
RG7	5	11	B6	I/O	ST	DODIC is a hidiractional I/O part
RG8	6	12	A8	I/O	ST	PORTG is a bidirectional I/O port
RG9	8	14	A9	I/O	ST	
RG12	_	96	A65	I/O	ST	7
RG13	_	97	B55	I/O	ST	7
RG14	_	95	B54	I/O	ST	1
RG15	_	1	A2	I/O	ST	1
T1CK	48	74	B40	I	ST	Timer1 External Clock Input
T2CK	PPS	PPS	PPS	I	ST	Timer2 External Clock Input
T3CK	PPS	PPS	PPS	I	ST	Timer3 External Clock Input
T4CK	PPS	PPS	PPS	I	ST	Timer4 External Clock Input
T5CK	PPS	PPS	PPS	I	ST	Timer5 External Clock Input
I edend:	01400 - 01	100 sames	tible input or o	ıtnı.ıt	Λ	palog = Analog input P = Power

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input O = Output

P = Power I = Input

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Number				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive
U1TX	PPS	PPS	PPS	0	_	UART1 Transmit
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send
U2RX	PPS	PPS	PPS	- 1	ST	UART2 Receive
U2TX	PPS	PPS	PPS	0	_	UART2 Transmit
U3CTS	PPS	PPS	PPS		ST	UART3 Clear to Send
U3RTS	PPS	PPS	PPS	0	_	UART3 Ready to Send
U3RX	PPS	PPS	PPS	I	ST	UART3 Receive
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit
U4CTS	PPS	PPS	PPS	I	ST	UART4 Clear to Send
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send
U4RX	PPS	PPS	PPS	I	ST	UART4 Receive
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit
U5CTS ⁽³⁾	PPS	PPS	PPS	_	ST	UART5 Clear to Send
U5RTS ⁽³⁾	PPS	PPS	PPS	0	_	UART5 Ready to Send
U5RX ⁽³⁾	PPS	PPS	PPS	I	ST	UART5 Receive
U5TX ⁽³⁾	PPS	PPS	PPS	0	_	UART5 Transmit
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	B30 ⁽¹⁾ , B38 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1
SDI1	PPS	PPS	PPS	0	_	SPI1 Data In
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out
SS1	PPS	PPS	PPS	0	_	SPI1 Slave Synchronization for Frame Pulse I/O
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2
SDI2	PPS	PPS	PPS	0	_	SPI2 Data In
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out
SS2	PPS	PPS	PPS	0	_	SPI2 Slave Synchronization for Frame Pulse I/O
SCL1	37 ⁽¹⁾ , 44 ⁽²⁾	57, 66	B31 ⁽¹⁾ , B36 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56, 67	A38 ⁽¹⁾ , A44 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2
TMS	23	17	В9	I	ST	JTAG Test Mode Select Pin
TCK	27	38	A26	I	ST	JTAG Test Clock Input Pin
TDI	28	60	A40	Ι	_	JTAG Test Clock Input Pin
TDO	24	61	B33	0	_	JTAG Test Clock Output Pin
RTCC	42	68	B37	1	ST	Real-Time Clock Alarm Output
Legend:			tible input or ou			nalog = Analog input P = Power

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

O = Output I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
CVREF-	15	28	A21	I	Analog	Comparator Voltage Reference (Low)
CVREF+	16	29	B17	I	Analog	Comparator Voltage Reference (High)
CVREFOUT	23	34	A24	I	Analog	Comparator Voltage Reference (Output)
C1INA	11	20	A12	I	Analog	
C1INB	12	21	B11	I	Analog	Compositor 1 Innuts
C1INC	5	11	B6	I	Analog	Comparator 1 Inputs
C1IND	4	10	A7	I	Analog	
C2INA	13	22	A13	I	Analog	
C2INB	14	23	B13	I	Analog	Comparator 2 Innuts
C2INC	8	14	A9	I	Analog	Comparator 2 Inputs
C2IND	6	12	A8	I	Analog	
C1OUT	PPS	PPS	PPS	0	_	Comparator 1 Output
C2OUT	PPS	PPS	PPS	0	_	Comparator 2 Output
PMALL	30	44	A29	0	TTL/ST	Parallel Master Port Address Latch Enable Low Byte
PMALH	29	43	B24	0	TTL/ST	Parallel Master Port Address Latch Enable High Byte
PMA0	30	44	A29	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	29	43	B24	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA2	8	14	A9	0	TTL/ST	
PMA3	6	12	A8	0	TTL/ST	
PMA4	5	11	B6	0	TTL/ST	
PMA5	4	10	A7	0	TTL/ST	
PMA6	16	29	B17	0	TTL/ST	
PMA7	22	28	A21	0	TTL/ST	
PMA8	32	50	A32	0	TTL/ST	
PMA9	31	49	B27	0	TTL/ST	
PMA10	28	42	A28	0	TTL/ST	Devellal Master Devit data (Develtinland Master
PMA11	27	41	B23	0	TTL/ST	Parallel Master Port data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes)
PMA12	24	35	B20	0	TTL/ST	mode) of Address Bata (Mattiplexed Master Modes)
PMA13	23	34	A24	0	TTL/ST	
PMA14	45	71	A46	0	TTL/ST	
PMA15	44	70	B38	0	TTL/ST	
PMCS1	45	71	A46	0	TTL/ST	
PMCS2	44	72	B38	0	TTL/ST	
PMD0	60	93	B52	0	TTL/ST	
PMD1	61	94	A64	0	TTL/ST	
PMD2	62	98	A66	0	TTL/ST	
I egend:	01400 - 01	100	tible input or or	1. 1	Α.	alog = Δnalog input P = Power

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

Analog = Analog input O = Output

P = Power I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
PMD3	63	99	B56	0	TTL/ST		
PMD4	64	100	A67	0	TTL/ST		
PMD5	1	3	B2	0	TTL/ST		
PMD6	2	4	A4	0	TTL/ST		
PMD7	3	5	В3	0	TTL/ST		
PMD8	_	90	A61	0	TTL/ST	Devalled Mester Port Date (Demoltingered Mester	
PMD9	_	89	B50	0	TTL/ST	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes)	
PMD10	_	88	A60	0	TTL/ST	mode) of Address, Bata (Wattiplexed Master Modes)	
PMD11	_	87	B49	0	TTL/ST		
PMD12	_	79	B43	0	TTL/ST		
PMD13	_	80	A54	0	TTL/ST		
PMD14	_	83	B45	0	TTL/ST		
PMD15	_	84	A56	0	TTL/ST		
PMRD	53	82	A55	0	_	Parallel Master Port Read Strobe	
PMWR	52	81	B44	0	_	Parallel Master Port Write Strobe	
VBUS ⁽²⁾	34	54	A37	I	Analog	USB Bus Power Monitor	
VUSB3V3 ⁽²⁾	35	55	B30	Р	_	USB internal transceiver supply. If the USB module is not used, this pin must be connected to VDD.	
VBUSON ⁽²⁾	11	20	A12	0	_	USB Host and OTG bus power control Output	
D+ ⁽²⁾	37	57	B31	I/O	Analog	USB D+	
D- ⁽²⁾	36	56	A38	I/O	Analog	USB D-	
USBID ⁽²⁾	33	51	A35	I	ST	USB OTG ID Detect	
PGED1	16	25	B14	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1	
PGEC1	15	24	A15	I	ST	Clock Input pin for Programming/Debugging Communication Channel 1	
PGED2	18	27	B16	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 2	
PGEC2	17	26	A20	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 2	
PGED3	13	22	A13	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 3	
PGEC3	14	23	B13	1	ST	Clock Input Pin for Programming/Debugging Communication Channel 3	
TCK	27	38	A26	I	ST	JTAG Test Clock Input Pin	
TMS	23	17	В9	I	ST	JTAG Test Mode Select Pin	
TDI	28	60	A40	I	ST	JTAG Test Data Input Pin	
TDO	24	61	B33	0	_	JTAG Test Data Output Pin	
TRCLK	59	91	B51	0	_	Trace clock	
TRD0	60	97	B55	0	_	Trace Data bit 0	
TRD1	61	96	A65	0	_	Trace Data bit 1	
TRD2	62	95	B54	0	_	Trace Data bit 2	
TRD3	63	92	A62	0	_	Trace Data bit 3	
			•			•	

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only.

2: This pin is available on PIC32MX4XX devices only.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	64-pin QFN/					
,	TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
CTED1	_	17	В9	I	ST	CTMU External Edge Input 1
CTED2	_	38	A26	- 1	ST	CTMU External Edge Input 2
CTED3	18	27	B16	I	ST	CTMU External Edge Input 3
CTED4	22	33	B19	- 1	ST	CTMU External Edge Input 4
CTED5	29	43	B24	- 1	ST	CTMU External Edge Input 5
CTED6	30	44	A29	- 1	ST	CTMU External Edge Input 6
CTED7	_	9	B5	- 1	ST	CTMU External Edge Input 7
CTED8	_	92	A62	- 1	ST	CTMU External Edge Input 8
CTED9	_	60	A40	- 1	ST	CTMU External Edge Input 9
CTED10	21	32	A23	- 1	ST	CTMU External Edge Input 10
CTED11	23	34	A24	-	ST	CTMU External Edge Input 11
CTED12	15	24	A15	-	ST	CTMU External Edge Input 12
CTED13	14	23	B13	-	ST	CTMU External Edge Input 13
MCLR	7	13	В7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	19	30	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	B18	Р	Р	Ground reference for analog modules
VDD	10, 26, 38, 57	2, 16, 37, 46, 62, 86	B1, A10, A14, B21, A30, A41, A48, A59, B53	Р	_	Positive supply for peripheral logic and I/O pins
VCAP	56	85	B48	Р	_	Capacitor for Internal Voltage Regulator
Vss	9, 25, 41	15, 36, 45, 65, 75	A3, B8, B12, A25, B25, A43, B41, A63	Р	_	Ground reference for logic and I/O pins
VREF+	16	29	B17	I	Analog	Analog Voltage Reference (High) Input
VREF-	15	28	A21		Analog	Analog Voltage Reference (Low) Input

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Legend:

TTL = TTL input buffer

Note 1: This pin is available on PIC32MX3XX devices only. 2: This pin is available on PIC32MX4XX devices only. Analog = Analog input P = Power O = Output I = Input

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

- Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC32MX330/350/370/430/450/470 family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming (ICSP™) and debugging purposes (see 2.5 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pin may be required, as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
 decoupling capacitors should be placed as close to
 the pins as possible. It is recommended that the
 capacitors be placed on the same side of the board
 as the device. If space is constricted, the capacitor
 can be placed on another layer on the PCB using a
 via; however, ensure that the trace length from the
 pin to the capacitor is within one-quarter inch
 (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



Note 1: If the USB module is not used, this pin must be connected to VDD.

2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 1Ω and the inductor capacity greater than 10 mA.

Where:

$$f = \frac{FCNV}{2} \qquad \text{(i.e., ADC conversion rate/2)}$$

$$f = \frac{1}{(2\pi\sqrt{LC})}$$

$$L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF . This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (1 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to Section 30.0 "Electrical Characteristics" for additional information on CEFC specifications.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- · Device Reset
- Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1: $R \le 10~k\Omega$ is recommended. A suggested starting value is $10~k\Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: R1 ≤ 470Ω will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.
 - 3: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 3 or MPLAB REAL ICE™.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site

- "Using MPLAB® ICD 3" (poster) DS50001765
- "MPLAB® ICD 3 Design Advisory" DS50001764
- "MPLAB® REAL ICE™ In-Circuit Debugger User's Guide" DS50001616
- "Using MPLAB[®] REAL ICE™ Emulator" (poster) DS50001749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace


The trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



2.9 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-4 and Figure 2-5.

FIGURE 2-4: CAPACITIVE TOUCH SENSING WITH GRAPHICS APPLICATION




FIGURE 2-5: AUDIO PLAYBACK APPLICATION





FIGURE 2-6: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH



NOTES:

3.0 CPU

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS60001113) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at http://www.mips.com.

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The the MIPS32® M4K® Processor Core is the heart of the PIC32MX330/350/370/430/450/470 device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- · 5-stage pipeline
- · 32-bit address and data paths
- MIPS32[®] Enhanced Architecture (Release 2):
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts

- Programmable exception vector base
- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e® Code Compression:
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) Mechanism:
- · Simple Dual Bus Interface:
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency
- Autonomous Multiply/Divide Unit (MDU):
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (rs) sign extension-dependent)
- · Power Control:
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- · EJTAG Debug and Instruction Trace:
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints

FIGURE 3-1: MIPS32® M4K® PROCESSOR CORE BLOCK DIAGRAM



3.2 Architecture Overview

The MIPS32[®] M4K[®] processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- · Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS32® M4K® PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Op code	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e[®], is also available by accessing the CP0 registers, listed in Table 3-2.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function			
0-6	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.			
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.			
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception.			
9	Count ⁽¹⁾	Processor cycle count.			
10	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.			
11	Compare ⁽¹⁾	Timer interrupt control.			
12	Status ⁽¹⁾	Processor status and control.			
12	IntCtl ⁽¹⁾	Interrupt system status and control.			
12	SRSCtl ⁽¹⁾	Shadow register set status and control.			
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set.			
13	Cause ⁽¹⁾	Cause of last general exception.			
14	EPC ⁽¹⁾	Program counter at last exception.			
15	PRId	Processor identification and revision.			
15	EBASE	Exception vector base register.			
16	Config	Configuration register.			
16	Config1	Configuration register 1.			
16	Config2	Configuration register 2.			
16	Config3	Configuration register 3.			
17-22	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.			
23	Debug ⁽²⁾	Debug control and exception status.			
24	DEPC ⁽²⁾	Program counter at last debug exception.			
25-29	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.			
30	ErrorEPC ⁽¹⁾	Program counter at last error.			
31	DESAVE ⁽²⁾	Debug handler scratchpad register.			

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: MIPS32® M4K® PROCESSOR CORE EXCEPTION TYPES

Exception	Description						
Reset	Assertion MCLR or a Power-on Reset (POR).						
DSS	EJTAG debug single step.						
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.						
NMI	Assertion of NMI signal.						
Interrupt	Assertion of unmasked hardware or software interrupt signal.						
DIB	EJTAG debug hardware instruction break matched.						
AdEL	Fetch address alignment error. Fetch reference to protected address.						
IBE	Instruction fetch bus error.						
DBp	EJTAG breakpoint (execution of SDBBP instruction).						
Sys	Execution of SYSCALL instruction.						
Вр	Execution of BREAK instruction.						
RI	Execution of a reserved instruction.						
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.						
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.						
Ov	Execution of an arithmetic instruction that overflowed.						
Tr	Execution of a trap (when trap condition is true).						
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).						
AdEL	Load address alignment error. Load reference to protected address.						
AdES	Store address alignment error. Store to protected address.						
DBE	Load or store bus error.						
DDBL	EJTAG data hardware breakpoint matched in load data compare.						

3.3 Power Management

The MIPS® M4K® processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 26.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX330/350/370/430/450/470 family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS® M4K® processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the M4K® core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3.** "**Memory Organization**" (DS60001115) in the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX330/350/370/430/450/470 microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX330/350/370/430/450/470 devices to execute from data memory.


Key features include:

- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

4.1 Memory Layout

PIC32MX330/350/370/430/450/470 microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX330/350/370/430/450/470 devices are illustrated in Figure 4-1 through Figure 4-3.



DS60001185B-page 38






FIGURE 4-2: MEMORY MAP FOR DEVICES WITH 128 KB OF PROGRAM MEMORY





4.2 Special Function Register Maps

Table 4-1 through Table 4-39 contain the peripheral address maps for the PIC32MX330/350/370/430/450/470 devices.

TABLE 4-1: BUS MATRIX REGISTER MAP

ress)	_	ø										Bits							
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	BMXCON ⁽¹⁾	31:16	_	1	_	_	-	BMXCHEDMA	l	_	I	-	_	BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS	041F
2000	BIMIXCOM.,	15:0	_	_	_	_	_	_	_	_	_	BMXWSDRM	_	_	_	В	MXARB<2:0>		0047
2010	BMXDKPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
2010	DIVINDICEDA: ,	15:0									BM	KDKPBA<15:0>							0000
2020	BMXDUDBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2020	BIVINDODBA	15:0									BMX	(DUDBA<15:0>							0000
2030	BMXDUPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
2000	DIVINDOI DA	15:0									BMX	KDUPBA<15:0>							0000
2040	BMXDRMSZ	31:16									BMX	(DRMSZ<31:0>							xxxx
20.0	5.05.65.40.62	15:0			•	•								•	T				xxxx
2050	BMXPUPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_		BMXPUPBA	\<19:16>		0000
	2	15:0									BMX	KPUPBA<15:0>							0000
2060	BMXPFMSZ	31:16									BMX	KPFMSZ<31:0>							xxxx
		15:0																	xxxx
2070	BMXBOOTSZ	31:16									BMX	BOOTSZ<31:0>	>						0000
_310	2	15:0						(2) 5 ()											0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-2: INTERRUPT REGISTER MAP

ess		•								Bits									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INITOON	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT	31:16	_	1	_	-	-	_	-	_	_	_	_	_	_	_	_	_	0000
1010	INTOTAL	15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC<5:	0>			0000
1020	IPTMR	31:16 15:0								IPTMR<3	31:0>								0000
4000	IEOO	31:16	FCEIF	RTCCIF	FSCMIF	AD1IF	OC5IF	IC5IF	IC5EIF	T5IF	INT4IF	OC4IF	IC4IF	IC4EIF	T4IF	INT3IF	OC3IF	IC3IF	0000
1030	IFS0	15:0	IC3EIF	T3IF	INT2IF	OC2IF	IC2IF	IC2EIF	T2IF	INT1IF	OC1IF	IC1IF	IC1EIF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
1040	IFS1	31:16	U3RXIF	U3EIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	PMPEIF	PMPIF	CNGIF	CNFIF	CNEIF	0000
1040	IF31	15:0	CNDIF	CNCIF	CNBIF	CNAIF	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1TXIF	SPI1RXIF	SPI1EIF	USBIF ⁽²⁾	CMP2IF	CMP1IF	0000
1050	IFS2	31:16	_	1	_	-	-	_	-	_	_	_	_	_	_	_	_	_	0000
1030	11-32	15:0	_	1	_	-				DMA0IF	CTMUIF	U5TXIF ⁽¹⁾	U5RXIF ⁽¹⁾	U5EIF ⁽¹⁾	U4TXIF	U4RXIF	U4EIF	U3TXIF	0000
1060	IEC0	31:16	FCEIE	RTCCIE	FSCMIE	AD1IE	OC5IE	IC5IE	IC5EIE	T5IE	INT4IE	OC4IE	IC4IE	IC4EIE	T4IE	INT3IE	OC3IE	IC3IE	0000
1000	IECU	15:0	IC3EIE	T3IE	INT2IE	OC2IE	IC2IE	IC2EIE	T2IE	INT1IE	OC1IE	IC1IE	IC1EIE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
1070	IEC1	31:16	U3RXIE	U3EIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	PMPEIE	PMPIE	CNGIE	CNFIE	CNEIE	0000
1070	ILOT	15:0	CNDIE	CNCIE	CNBIE	CNAIE	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1TXIE	SPI1RXIE	SPI1EIE	USBIE ⁽²⁾	CMP2IE	CMP1IE	0000
1080	IEC2	31:16	_	_	_	_	_	_	_		_	_		_	_	_	_	_	0000
1000	ILOZ	15:0	_	_	_	_	DMA3IE	DMA2IE	DMA1IE	DMA0IE	CTMUIE	U5TXIE ⁽¹⁾	U5RXIE ⁽¹⁾	U5EIE ⁽¹⁾	U4TXIE	U4RXIE	U4EIE	U3TXIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>		INT0IS	<1:0>	_	_	_	C	CS1IP<2:0>		CS1IS	S<1:0>	0000
1000	11 00	15:0	_	_	_		CS0IP<2:0>		CS0IS	<1:0>	_	_	_	(CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>		INT1IS	<1:0>	_	_	_	C)C1IP<2:0>		OC1IS	S<1:0>	0000
10,10	01	15:0	_	_	_		IC1IP<2:0>		IC1IS	<1:0>	_	_	_		T1IP<2:0>		T1IS	<1:0>	0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>		INT2IS	<1:0>	_	_	_	C)C2IP<2:0>		OC2IS	S<1:0>	0000
1000	IF GZ	15:0	_	_	_		INT2IP<2:0> IC2IP<2:0>			<1:0>	_	_	_		T2IP<2:0>		T2IS	<1:0>	0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>			<1:0>	_	_		C)C3IP<2:0>		OC3IS	S<1:0>	0000
1000	11-03	15:0	_	_	_		IC3IP<2:0>			<1:0>	_	_			T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>			<1:0>	_	_	_	C)C4IP<2:0>		OC4IS	S<1:0>	0000
1000	11 07	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	_	_	_		AD1IP<2:0>		AD1IS	<1:0>	_	_	_	C)C5IP<2:0>		OC5IS	S<1:0>	0000
IOLU	11 00	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS	<1:0>	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This bit is available on PIC32MX3XXFXXXL devices only.

TABLE 4-2: INTERRUPT REGISTER MAP (CONTINUED)

ess										Bits									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10F0	IPC6	31:16	_	_	_	(CMP1IP<2:0	>	CMP1IS	S<1:0>	_	_	_	F	CEIP<2:0>		FCEIS	S<1:0>	0000
10-0	IFCO	15:0	_	1	_	F	RTCCIP<2:0> U1IP<2:0>			S<1:0>	_	_	_	F	SCMIP<2:0	>	FSCM	S<1:0>	0000
1100	IPC7	31:16	1	1	_					:1:0>	_	_	_	SF	PI1IP<2:0> ⁽²	2)	SPI1IS	<1:0> ⁽²⁾	0000
1100	IFC1	15:0	_		_		USBIP<2:0>			<1:0>	_	_	_	С	MP2IP<2:0	>	CMP2I	S<1:0>	0000
1110	IPC8	31:16	1	1	_		SPI2IP<2:0>		SPI2IS	<1:0>	_	_	_	F	PMPIP<2:0>		PMPIS	S<1:0>	0000
1110	IFCo	15:0	_	1	_		CNIP<2:0>		CNIS	<1:0>	_	_	_	12	2C1IP<2:0>		I2C1I	S<1:0>	0000
1120	IPC9	31:16	_	_	_		U4IP<2:0>		U4IS<	:1:0>	_	_	_		U3IP<2:0>		U3IS	<1:0>	0000
1120	IPC9	15:0	1	1	_		I2C2IP<2:0>		I2C2IS	<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000
1130	IPC10	31:16	1	1	_	DMA1IP<2:0>			DMA1IS	S<1:0>	_	_	_	D	MA0IP<2:0	>	DMA0I	S<1:0>	0000
1130	IFCIU	15:0	_		_	(CTMUIP<2:0	>	CTMUIS	S<1:0>	_	_	_		U5IP<2:0>		U5IS	<1:0>	0000
1140	IPC11	31:16	1	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1140	IFCII	15:0	_	_	_	[DMA3IP<2:0	>	DMA3IS	S<1:0>	_	_	_	D	MA2IP<2:0	>	DMA2I	S<1:0>	0000

Note 1: This bit is available on PIC32MX3XXFXXXL devices only.

0C10 TMR4

0E00 T5CON

0C20

0E10

0E20

PR4

TMR5

PR5

15:0

15:0

31:16

15:0

15:0

31:16

ON

TABL	_E 4-3	:	TIMER1	I THRO	UGH TII	MER5 R	EGISTE	R MAP											
ess										В	its								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600	T1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	11001	15:0	ON	_	SIDL	TWDIS	TWIP	_	_	_	TGATE		TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0610	TMR1	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		1			1		1	TMR1	<15:0>	-		1		1	-	1	0000
0620	PR1	31:16		_	_	_	_	_	_	_	_		_	_	_	_		_	0000
		15:0							1	PR1<	:15:0>			1	ı			1	FFFF
0800	T2CON	31:16		_	_	_	_		_	_	_	_	_	_	_		_	_	0000
		15:0	ON	_	SIDL	_	_		_	_	TGATE		TCKPS<2:0	>	T32		TCS	_	0000
0810	TMR2	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0									<15:0>								0000
0820	PR2	31:16		_	_	_	_	_	_			_	_	_	_	_		_	0000
		15:0			1	1					:15:0>		1			1			FFFF
0A00	T3CON	31:16	_	_	-		_	_	_	_			<u> </u>	_	_			_	0000
		15:0	ON		SIDL	_	_				TGATE		TCKPS<2:0		_		TCS		0000
0A10	TMR3	31:16		_	_	_	_	_	_		<u> </u>		_	_	_	_		_	0000
		15:0									<15:0>				ı	1			0000
0A20	PR3	31:16		_	_	_	_	_	_		<u> </u>		_	_	_	_	_	_	0000
<u> </u>		15:0									:15:0>								FFFF
0C00	T4CON	31:16											— -	_					0000
		15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0	>	T32	_	TCS	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

_

_

_

SIDL

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TMR4<15:0>

PR4<15:0>

TMR5<15:0>

PR5<15:0>

TGATE

TCKPS<2:0>

_

PIC32MX330/350/370/430/450/470

0000

0000

FFFF

0000

0000

0000

0000

FFFF

TCS

TABLE 4-4: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 5 REGISTER MAP

ess		•								Bir	ts								"
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	IC1CON ⁽¹⁾	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2000	1010014	15:0	ON	_	SIDL	_	_	-	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16								IC1BUF	<31:0>								xxxx
		15:0													i		1		XXXX
2200	IC2CON ⁽¹⁾	31:16		_	-				_	-	_	_	_	_	_		_		0000
		15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16								IC2BUF	<31:0>								XXXX
		15:0																	XXXX
2400	IC3CON ⁽¹⁾	31:16		_					_	_		_		-	-				0000
		15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16								IC3BUF	<31:0>								XXXX
		15:0																	XXXX
2600	IC4CON ⁽¹⁾	31:16		_					_	_	-	_		-					0000
		15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16								IC4BUF	<31:0>								XXXX
		15:0																	XXXX
2800	IC5CON ⁽¹⁾	31:16		_					_	_		_		-	-				0000
		15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>								xxxx
		15:0																	XXXX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information

31:16

15:0

OC5RS

3820

xxxx

TABI	LE 4-5:	0	UTPUT	COMP	ARE 1 T	HROUG	H OUT	PUT CO	MPARE	5 REG	ISTER N	ИАР							
sse		_								Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000	OC1CON	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
	001001	15:0	ON	_	SIDL	_	_	_	_		_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3010	OC1R	31:16 15:0								OC1R	<31:0>								XXXX
3020	OC1RS	31:16								OC1RS	5<31:0>								xxxx
		15:0															I I		XXXX
3200	OC2CON	31:16 15:0																	
-		31:16	ON	YYYY															
3210	OC2R	15:0		OC2R<31:0> $\frac{xxxx}{xxxx}$															
3220	OC2RS	31:16 15:0		OC2R<31:0>															
0.400	000001	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3400	OC3CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3410	OC3R	31:16 15:0								OC3R	<31:0>								xxxx
3420	OC3RS	31:16 15:0								OC3RS	s<31:0>								xxxx
3600	OC4CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	004001	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16 15:0								OC4R	<31:0>								xxxx
3620	OC4RS	31:16 15:0								OC4RS	s<31:0>								xxxx
0000	005001	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3800	OC5CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
3810	OC5R	31:16 15:0								OC5R	<31:0>		•						xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

OC5RS<31:0>

TABLE 4-6: I2C1 AND I2C2 REGISTER MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	I2C1CON	31:16 15:0	— ON	_	- SIDL	— SCLREL	— STRICT	— A10M	— DISSLW	— SMEN	— GCEN	— STREN	— ACKDT	— ACKEN	— RCEN	— PEN	— RSEN	— SEN	0000 BFFF
		31:16	_		—	—	_	—	_	—	_	—			_	_		_	0000
5010	I2C1STAT	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D A	Р	S	R W	RBF	TBF	0000
	1001100	31:16	_	_	-	_	_	_	_	_		_	_	_			_	_	0000
5020	I2C1ADD	15:0	_	_	_	_	_	_					Address	Register					0000
5030	I2C1MSK	31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3030	12C TIVISK	15:0	_	_	_	_	_	_					Address Ma	ask Register	-				0000
5040	I2C1BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	ILO IBICO	15:0	_	_	_	_					Bau	id Rate Gen	erator Reg	ister					0000
5050	I2C1TRN	31:16	_	_		_			_		_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_				Transmit	_				0000
5060	I2C1RCV	31:16	_	_		_	_	_	_	_	_	_	_			_	_	_	0000
		15:0	_			_		_	_			ı		Receive	Register		ı		0000
5100	I2C2CON	31:16	ON	_	-	— —	OTDIOT		— —	- CMEN		OTDEN.	A CKDT	A CIVEN		— DEN	- DOEN		0000
		15:0 31:16	ON		SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN —	RCEN	PEN —	RSEN —	SEN —	BFFF 0000
5110	I2C2STAT	15:0	ACKSTAT	TRSTAT		_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D A	P P	S	R_W	RBF	TBF	0000
		31:16	ACROTAT	INSTAL				BCL _	GCSTAT	ADDIO	IVVCOL	12000		г _			- KDI	—	0000
5120	I2C2ADD	15:0	_	_		_		_					Address	Register					0000
		31:16	_			_		_	_	_	_	_	_		_	_	_	_	0000
5130	I2C2MSK	15:0	_	_	_	_	_	_				1	Address Ma	ask Register					0000
		31:16	_	_	-	_	_	_	_	_	_	_	_		_	_	_	_	0000
5140	I2C2BRG	15:0	_	_		_					Bau	ld Rate Gen	erator Reg	ister					0000
E1E0	IOCOTON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5150	I2C2TRN	15:0	_	_	-													0000	
5160	I2C2RCV	31:16	_	_	I	_	ı	_	_	_	ı				_	_		_	0000
5160	IZUZRUV	15:0	_	_	_	_	_		_	_				Receive	Register				0000

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

DS60001185B-page 49

TADLE 4.7.		TUDALIALIADE	DECICEED MAD
TABLE 4-7:	UARI1	THROUGH UART5	REGISTER MAP

ess	_	Ф								Bi	ts								ø
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6000	O IMODE(*)	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	U1STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>				0000
6010	UISIA	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6020	U1TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6020	UTTAKEG	15:0	_	_	_	-	_	_	-	TX8				Transmit	Register				0000
6030	U1RXREG	31:16	_	_	_	-	_	_	-	_	_	_	-	-	_	_	_	_	0000
6030	UIRAREG	15:0	_	_	_	-	_	_	-	RX8				Receive	Register				0000
6040	U1BRG ⁽¹⁾	31:16	_	_	_	-	_	_	-	_	_	_	-	ı	_	_	_	_	0000
6040	UIBRG	15:0							Bau	d Rate Gene	erator Pres	caler							0000
6200	U2MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6200	UZIVIODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6040	U2STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>				0000
6210	0251A(1)	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6220	U2TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6220	UZTAREG	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
0000	HADYDEO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6230	U2RXREG	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
0040	U2BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6240	UZBRG\ /	15:0							Bau	d Rate Gene	erator Pres	caler							0000
6400	U3MODE ⁽¹⁾	31:16	_	_	_	1	_	_	1	_	_	_	1	1	_	_	_	_	0000
6400	OSIMODE, ,	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
0440	U3STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>				0000
6410	U351A(*)	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
0400	HATYDEO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6420	U3TXREG	15:0	_	TX8												0000			
6420	Hababea	31:16	_	_	_			_											0000
6430	U3RXREG	15:0	_	_	_	-	_	_	1	RX8				Receive	Register				0000
6440	U3BRG ⁽¹⁾	31:16		_	_		_			_		_		_					0000
0440	USBRG**	15:0		•					Bau	d Rate Gene	erator Preso	caler							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-7: UART1 THROUGH UART5 REGISTER MAP (CONTINUED)

ess (Φ								Bi	ts								S
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6600	U4MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OHMODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	U4STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>	•	1	1	0000
0010	040171	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6620	U4TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	OTIVILO	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
6630	U4RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OHIVITEO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6640	U4BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	OFBIRO	15:0							Bau	d Rate Gene	erator Pres	caler							0000
6800	U5MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OOMODE	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6810	U5STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>				0000
0010	00017	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6820	U5TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	OOTAINEO	15:0												0000					
6830	U5RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	COLONICO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6840	U5BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5540	333.0	15:0							Bau	d Rate Gene	erator Pres	caler							0000

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information

TABLE 4-8:	SPI2 AND SPI2 REGISTER MAR	2

ess										Bi	ts								(0
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5800	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0	0>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
3000	51 11001	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
5910	SPI1STAT	31:16		_	_		RXE	SUFELM<4:	0>		_	_	_		TXI	BUFELM<4	:0>		0000
3610	oi iioiAi	15:0		_	_	FRMERR	SPIBUSY	_		SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	19EB
5820	SPI1BUF	31:16								DATA<	:31:0>								0000
3020	OI IIDOI	15:0								DATA	.01.0-								0000
5830	SPI1BRG	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3630	OI TIBICO	15:0		_	_	_	_	_	_					BRG<8:0>					0000
		31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5840	SPI1CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMO	D<1:0>	0000
5 A O O	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FF	RMCNT<2:0	0>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
5A00	SFIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
E A 4 O	SPI2STAT	31:16	_	_	_		RXE	BUFELM<4:	0>		_	_	_		TXI	BUFELM<4	:0>		0000
5A10	SFIZS IAI	15:0	_	_	_	FRMERR	SPIBUSY	-	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	19EB
5A20	SPI2BUF	31:16								DATA<	21:0>								0000
5A20	SFIZBUF	15:0								DAIA	31.07								0000
5 A 2 O	SPI2BRG	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
5A30	SPIZDRG	15:0	_	_	_	_	_	ı	I					BRG<8:0>					0000
		31:16	_	_	_	-	_	ı	I	_	_	_	_	I	_	_	_	_	0000
5A40	SPI2CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMO)D<1:0>	0000

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-9: ADC REGISTER MAP

ess										Ві	its								s
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	AD1CON1 ⁽¹⁾	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
9000	AD ICON I	15:0	ON	_	SIDL	_	_		FORM<2:0>	•	;	SSRC<2:0>	•	CLRASAM	_	ASAM	SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		VCFG<2:0>		OFFCAL		CSCNA	_	_	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 ⁽¹⁾	31:16	-	SAMC<4:0> ADCS<7:0> 000														0000	
		15:0	ADRC CH0NB	NB — — CH0SB<4:0> CH0NA — — CH0SA<4:0> 000														0000	
9040	AD1CHS ⁽¹⁾	31:16 15:0	CHUNB															0000	
		31:16																0000	
9050	AD1CSSL ⁽¹⁾	15:0	CSSL15	- -														0000	
		31:16	0002.0	0002	0002.0	0002.2		0002.0	l				00020	00021	00020	00022	0002.	00020	0000
9070	ADC1BUF0	15:0							ADC Res	sult Word 0	(ADC1BUF	0<31:0>)							0000
0000	ADC1BUF1	31:16							ADC D		/ADC4DUE	4 -04-05 \							0000
9080	ADCIBUFI	15:0							ADC Res	suit vvora 1	(ADC1BUF	1<31:0>)							0000
9090	ADC1BUF2	31:16							ADC Res	sult Word 2	(ADC1BUF	2<31:0>1							0000
5050	ADO IDOI 2	15:0							ADO NO	ouit vvoid 2	(/1001001	2 10 1.0-)							0000
90A0	ADC1BUF3	31:16							ADC Res	sult Word 3	(ADC1BUF	3<31:0>)							0000
		15:0																	0000
90B0	ADC1BUF4	31:16							ADC Res	sult Word 4	(ADC1BUF	4<31:0>)							0000
		15:0																	0000
90C0	ADC1BUF5	31:16 15:0							ADC Res	sult Word 5	(ADC1BUF	5<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Res	sult Word 6	(ADC1BUF	6<31:0>)							0000
		31:16																	0000
90E0	ADC1BUF7	15:0							ADC Res	sult Word 7	(ADC1BUF	7<31:0>)							0000
0050	4004045	31:16							4505		/A.D.O.4.D.U.E.								0000
90F0	ADC1BUF8	15:0							ADC Res	sult Word 8	(ADC1BUF	8<31:0>)							0000
0100	ADC1BUF9	31:16							ADC Box	sult Word 0	(ADC1BUF	0~31:0~\							0000
3100	ADC IDOL9	15:0							ADC RES	Suit VVOIU 9	(\DC 100F	0 -01.07)							0000
9110	ADC1BUFA	31:16							ADC Res	sult Word A	(ADC1BUF	A<31:0>)							0000
Logor		15:0							shown in h			,							0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for details

TABLE 4-9: ADC REGISTER MAP (CONTINUED)

ess		0								Ві	ts								s
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9120	ADC1BUFB	31:16							ADC Res	sult Word B	(ADC1BUF	B<31:0>)							0000
		15:0									(0000
0130	ADC1BUFC	31:16							ADC Pas	ult Word C	(ADC1BLIE	C<31·0>\							0000
9130	ADC IBOI C	15:0							ADC NES	uit word C	(ADC IDOI	C<31.0~)							0000
0140	ADC1BUFD	31:16							ADC Doo	ult Mord D	(ADC4DUE	D < 21.05 \							0000
9140	ADC IBUFD	15:0							ADC Res	ult Word D	(ADC IBUF	D<31.0>)							0000
0450	A D CADULEE	31:16							4D0 D		(AD04DUE	T +04+0+ \							0000
9150	ADC1BUFE	15:0							ADC Res	sult Word E	(ADC IBUF	E<31:0>)							0000
0400	A D O 4 D U E E	31:16							4.D.O.D.	10 10 10 10 10 10 10 10 10 10 10 10 10 1	(AD04DUE	E -04 0:)							0000
9160	ADC1BUFF	15:0							ADC Res	sult Word F	(ADC1BUF	F<31:0>)							0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for details

TABLE 4-10: DMA GLOBAL REGISTER MAP

ess		0								Bit	s								ts
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2000	DMACON	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_		0000
3000	DMACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	_	_	_	_	_	_	_	0000
3010	DMASTAT	31:16	_		_	_	_	I	_	_	_	_	_	_	_		_	_	0000
3010	DIVIASTAT	15:0	_	_	-	_		I	-	_	-	-	_	-	RDWR		MACH<2:0	>	0000
3020	DMAADDR	31:16								DMAADD	R<31·0>								0000
5520	DIVI, V (DDIX	15:0								טואווארטט	11.07								0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

TABLE 4-11: DMA CRC REGISTER MAP

ess										Ві	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DCRCCON	31:16	_	_	BYTO	<1:0>	WBO	_	_	BITO	_	_	_	_	_	_	_	_	0000
3030	DCRCCON	15:0	_	_	_			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	_	C	CRCCH<2:0	>	0000
3040	DCRCDATA	31:16								DCRCDA	TΔ<31·0>								0000
3040	DONODAIA	15:0								DONODA	17401.02								0000
3050	DCRCXOR	31:16								DCRCXC)R<31·0>								0000
3030	DONOXON	15:0								DONOXC	71(-01.02								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TADIE 1 12.		0 THROUGH CHANNEL	2 DECICTED MAD
IADLE 4-12.	DIVIA GRANNEL	U IORUUGO GOANNEL	O KEGIO I EK IVIAF

ess		•								В	its								"
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3060	DCH0CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	DOTTOOON	15:0	CHBUSY		_		_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>	0000
3070	DCH0ECON	31:16	_	_	_			_	_	_		I			Q<7:0>		1		00FF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN				FFF8
3080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0		_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	\<31:0>								0000
-		31:16																	0000
30A0	DCH0DSA	15:0								CHDSA	A<31:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
30B0	DCH0SSIZ	15:0								CHSSIZ	Z<15:0>								0000
	D.0110D.017	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
30C0	DCH0DSIZ	15:0								CHDSI	Z<15:0>								0000
2000	DCLIGEDED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	DCH0SPTR	15:0								CHSPT	R<15:0>								0000
30=0	DCH0DPTR	31:16	_	_	_	I	-	_	_	_	_	_	_	_	_	_	_	_	0000
JULU	DCHODETK	15:0								CHDPT	R<15:0>								0000
30F0	DCH0CSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
001 0		15:0								CHCSI	Z<15:0>								0000
3100	DCH0CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0							1	CHCPT	R<15:0>	1		1	ı		ı		0000
3110	DCH0DAT	31:16	_	_	_	_	_	_	_	_	_	_	_			_	_	_	0000
		15:0							_					CHPDA		1		1	0000
3120	DCH1CON	31:16	—							_			-		_			<u> </u>	0000
		15:0	CHBUSY		_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	— O 47:05	CHEDET	CHPR	(1<1:0>	0000
3130	DCH1ECON	31:16 15:0		_	_	CHSIR	0<7:0>	_	_	_	CFORCE	CABORT	PATEN	SIRQEN	Q<7:0> AIRQEN	_	l _	_	00FF FFF8
-		31:16	_		_	CHSIK	Q~1.0>	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3140	DCH1INT	15:0	_				_				CHSDIF	CHSHIF	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIF	CHERIF	0000
		31:16										31101111	3110011	31151111	3115311	1 3110011	J. 1.17 til	1 JULIAN	0000
3150	DCH1SSA	15:0								CHSSA	\<31:0>								0000
		31:16																	0000
3160	DCH1DSA	15:0								CHDSA	\<31:0>								0000
eger	·		<u> </u>							nexadecimal									

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

DS60001185B-page 56

TABLE 4-12: DMA CHANNEL 0 THROUGH CHANNEL 3 REGISTER MAP (CONTINUED)

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3170	DCH1SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00	5066.2	15:0								CHSSIZ	<15:0>								0000
3180	DCH1DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHDSIZ	Z<15:0>								0000
3190	DCH1SPTR	31:16	_		_		_			_		_		_		_		_	0000
		15:0								CHSPTI	R<15:0>								0000
31A0	DCH1DPTR	31:16	_		_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								CHDPTI									0000
31B0	DCH1CSIZ	31:16	_	_	_	_	_	_	_	-	7.415.05	_	_	_	_	_		_	0000
		15:0								CHCSIZ	2<15:0>								0000
31C0	DCH1CPTR	31:16 15:0	_		_	_		_		CHCPTI	— D:45:0>	_		_		_		_	0000
-											K<15.U>								0000
31D0	DCH1DAT	31:16 15:0	_							_		_		CHPDA	T<7:0>	_		_	0000
		31:16	_								_	_	_		—	_			0000
31E0	DCH2CON		CHBUSY							CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	 CHPR	I<1:0>	0000
+		31:16	—							CHOHINO	CITEIN	CHALD	CHOIN	CHAIR		CHEDET	OHIT	1 1.0	0000
31F0 [DCH2ECON	15:0				CHSIR	Q<7·0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FFF8
		31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3200	DCH2INT	15:0	_		_					_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
		31:16												_			-	-	0000
3210	DCH2SSA	15:0								CHSSA	<31:0>								0000
	D.O.LIODO A	31:16								011504	212								0000
3220	DCH2DSA	15:0								CHDSA	<31:0>								0000
2020	DOLIGO017	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3230	DCH2SSIZ	15:0	•		•					CHSSIZ	'<15:0>								0000
2240	DCH2DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3240	DCUSDSIZ .	15:0								CHDSIZ	2 <15:0>								0000
3250	DCH2SPTR	31:16	_	_	_	ı	ı	I	ı	_	_	ı	ı	_	ı	_	_	1	0000
J250	DOLIZOF IK	15:0								CHSPTI	R<15:0>								0000
3260	DCH2DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
J200	DOLIZOF IK	15:0								CHDPTI	R<15:0>								0000
3270	DCH2CSIZ	31:16	_	_	_				-	_	_	-		_		_	_	_	0000
0210	DOI 120012	15:0								CHCSIZ	<u>′</u> <15:0>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-12: DMA CHANNEL 0 THROUGH CHANNEL 3 REGISTER MAP (CONTINUED)

sse										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3280	DCH2CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	DOMEON IN	15:0								CHCPTI	R<15:0>								0000
2200	DCH2DAT	31:16	_		_	_	_	_	_	_		_		_	_	_	_	_	0000
3290	DCHZDAI	15:0	_	_	_	_	ı	_	-	_		-		CHPDA	T<7:0>		-	-	0000
3340	DCH3CON	31:16		_	_	_	ı	-	-	_	1	-	1	_	-	_	-	_	0000
32AU	DCH3CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
32B0	DCH3ECON	31:16	_	_	_	_	_	_	_	_		•		CHAIR					00FF
OLDO	DONOLOGIA	15:0			I	CHSIR	Q<7:0>						PATEN	SIRQEN	AIRQEN	_	_	_	FFF8
32C0	DCH3INT	31:16	_		_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_		_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16								CHSSA	<31:0>								0000
		15:0 31:16																	0000
32E0	DCH3DSA	15:0								CHDSA	<31:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32F0	DCH3SSIZ	15:0								CHSSIZ	Z<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	DCH3DSIZ	15:0								CHDSIZ	Z<15:0>								0000
2240	DCH3SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3310	DCH35PTR	15:0								CHSPTF	R<15:0>								0000
3320	DCH3DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	DOI IODI TIX	15:0			I					CHDPTI	R<15:0>					1		1	0000
3330	DCH3CSIZ	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHCSIZ	Z<15:0>					l			0000
3340	DCH3CPTR	31:16	_		_	_		_	_	- CHODI	-	_			_	_	_	_	0000
		15:0								CHCPTI	≺<15:0>								0000
3350	DCH3DAT	31:16	_		_	_	_	_	_	_	_	_		— CHPDA	T-7:0>	_	_	_	0000
Logon		15:0	_		_					evadecimal				CHPDA	1157:02				0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-13: COMPARATOR REGISTER MAP

ess										Ві	ts								(0
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CWITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	E1C3
۸010	CM2CON	31:16	_	_	I	_	_	_	_	_	I	_	_	_	1	_	_	_	0000
A010	CIVIZCOIN	15:0	ON	COE	CPOL		-	_	-	COUT	EVPO	L<1:0>	_	CREF	I	_	CCH	<1:0>	E1C3
۸060	CMSTAT	31:16	_	_	I	_	_	_	_	_	I	_	_	_	1	_	_	_	0000
A000	CIVISTAT	15:0	_	_	SIDL	-	-	1	-	-	I	_	_	1	I	C3OUT	C2OUT	C10UT	0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

TABLE 4-14: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess		ø								Bits									vo .
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	CVDCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9800	CVRCON	15:0	ON	_	_	_	_	_	_	_	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-15: FLASH CONTROLLER REGISTER MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F400	NVINCON	15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	_	_	_	_	_	_	_		NVMO	P<3:0>		0000
F410	NVMKEY	31:16 15:0								NVMKE,	Y<31:0>								0000
F420	NVMADDR ⁽¹⁾	31:16 15:0								NVMADD	R<31:0>								0000
F430	NVMDATA	31:16 15:0								NVMDAT	A<31:0>								0000
F440		31:16							1	NVMSRCAI	DDR<31:0>	•							0000
	ADDR	15:0									22.1 01.0								0000

Note 1: This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information

TABLE 4-16: SYSTEM CONTROL REGISTER MAP

sse											Bits								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F000	OSCCON	31:16	_	_	Р	LLODIV<2:0	>		FRCDIV<2:	0>	_		PBDIVRDY	PBDI\	V<1:0>		LLMULT<2:0>	>	x1xx ⁽²⁾
F000	OGCCON	15:0			COSC<2:	:0>			NOSC<2:0)>	CLKLOCK	ULOCK ⁽⁴⁾	SLOCK	SLPEN	CF	UFRCEN ⁽⁴⁾	SOSCEN	OSWEN	xxxx ⁽²⁾
F010	OSCTUN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	0001011	15:0		_	_	_		_	_	_	_	_			TUN	l<5:0>			0000
F020	REFOCON	31:16				1					RODIV<1	14:0>	1		1				0000
1 020		15:0	ON	_	SIDL	OE	RSLP	_	DIVSWEN	ACTIVE	_	_	_	_		ROSE	L<3:0>		0000
E030	REFOTRIM	31:16				F	ROTRIM<	3:0>				_	_	_	_	_	_	_	0000
1 030	INEI OTTAIN	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	WDTCON	31:16		_	_	_			_	_	-	-	_	_	_	_	_	_	0000
0000	WDTCON	15:0	ON	_	_	_	_	_	_	_	_		SI	NDTPS<4:0	0>		WDTWINEN	WDTCLR	0000
F600	RCON	31:16	_	_	HVDR	_		_	_	_	_	_	_	_	_	_	_	_	0000
1 000	110011	15:0		_	_	_		_	CMR	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	xxxx ⁽²⁾
F610	RSWRST	31:16				_					_		_	_	_	_	_	_	0000
		15:0		_	_	_		_	_	_	_	_	_	_	_	_	_	SWRST	0000
F200	CFGCON	31:16				_			_		_		_	_	_	_	_	_	0000
		15:0		_	IOLOCK	PMDLOCK		_	_	_	_	_	_	_	JTAGEN	TROEN	_	TDOEN	000B
F230	SYSKEY(3)	31:16								SYS	SKEY<31:0	>							0000
. 200		15:0																	0000
F240	PMD1	31:16		_	_	_		_	_		_	_	_		_	_	_		0000
		15:0				CVRMD				CTMUMD					_		_	AD1MD	0000
F250	PMD2	31:16		_		_				_	_	_	_	_	_	_	-	— —	0000
		15:0		_		_				_	_	_	_	— —	— —	— —	CMP2MD	CMP1MD	0000
F260	PMD3	31:16 15:0				_							_	OC5MD IC5MD	OC4MD	OC3MD IC3MD	OC2MD IC2MD	OC1MD IC1MD	0000
		31:16				_		_			_			ICSIVID	IC4MD	IC3NID	ICZIVID —	ICTMD	0000
F270	PMD4	15:0		_										T5MD	T4MD	T3MD	T2MD	T1MD	0000
		31:16								USB1MD ⁽⁵⁾				T SIVID	14WD	T SIVIL	I2C1MD	I2C1MD	0000
F280	PMD5	15:0		_			_		SPI2MD	SPI1MD			_	U5MD ⁽⁴⁾	U4MD	U3MD	U2MD	U1MD	0000
		31:16		_		_		_		_	_	_	_	_	_	_	_	PMPMD	0000
F290	PMD6	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	REFOMD	RTCCMD	0000

Note 1: With the exception of those noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

^{2:} Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

^{3:} This register does not have associated CLR, SET, INV registers.

^{4:} This bit is available on 100-pin devices only.

^{5:} This bit is available on PIC32MX4XX devices only.

TΔRI F 4-17·	DEVCEG: D	DEVICE CONFIGUR	ATION WORD	SUMMARY

ess										Bits									
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2550	DEVCFG3	31:16	FVBUSONIO	NAME OF STREET													xxxx		
2110	DEVOI G3	15:0	_	107717 100													xxxx		
2554	DEVCFG2	31:16	_	-	_	_	_	_	_	_	_	_	_		_	FP	LLODIV<2:	0>	xxxx
2FF4	DEVCFG2	15:0	UPLLEN ⁽¹⁾	_	_	_	_	UPL	LIDIV<2:0	_{>} (1)	_	FF	PLLMUL<2:0)>	_	FF	PLLIDIV<2:0)>	xxxx
٥٦٦٥	DEVOCA	31:16	_	_	_	_	_	_	FWDTWII	NSZ<1:0>	FWDTEN	WINDIS	_		1	NDTPS<4:0)>		xxxx
2558	DEVCFG1	15:0	FCKSM-	<1:0>	FPBD	IV<1:0>		OSCIOFNC	POSCM	OD<1:0>	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	>	xxxx
2550	DEVOCO	31:16	_	_	_	CP		_	-	BWP	_	_	_	_		PWP	<7:4>		xxxx
ZFFC	DEVCFG0	15:0		PWP<	<3:0>		I	_	ı	_	_	_	_	ICESE	L<1:0>	JTAGEN	DEBUG	G<1:0>	xxxx

Note 1: This bit is available on PIC32MX4XX devices only.

TABLE 4-18: DEVICE AND REVISION ID SUMMARY

ess		ø								Ві	ts								3
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F220	DEVID	31:16		VER<3:0> DEVID<27:16> xxxx													xxxx		
F220	DEVID	15:0															xxxx		

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset values are dependent on the device variant.

TABLE 4-19: PORTA REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

ess (ø.								Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	ANSELA	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	, a vole, v	15:0	_	_	_	_		ANSELA10	ANSELA9	_	_	_	_	_	_	_	_	_	0060
6010	TRISA	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0010	1111071	15:0	TRISA15	TRISA14	_	_		TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	xxxx
6020	PORTA	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0020	1 011.71	15:0	RA15	RA14	_	_		RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6030	LATA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	Littiit	15:0	LATA15	LATA14	_	_	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6040	ODCA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	ODON	15:0	ODCA15	ODCA14	_	_	_	_	_	_	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	xxxx
6050	CNPUA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	0141 071	15:0	CNPUA15	CNPUA14	_	_	_	CNPUA10	CNPUA9	_	CNPUA7	CNPUA6	CNPUA5	CNPUA4	CNPUA3	CNPUA2	CNPUA1	CNPUA0	xxxx
6060	CNPDA	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0000	OIN DI	15:0	CNPDA15	CNPDA14	_	_		CNPDA10	CNPDA9	_	CNPDA7	CNPDA6	CNPDA5	CNPDA4	CNPDA3	CNPDA2	CNPDA1	CNPDA0	xxxx
6070	CNCONA	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0070	ONCONT	15:0	ON	_	SIDL	_		_	_	_	_	_	_	_	_	_	_	_	0000
6080	CNENA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ONLIVA	15:0	CNIEA15	CNIEA14	_	_	_	CNIEA10	CNIEA9	_	CNIEA7	CNIEA6	CNIEA5	CNIEA4	CNIEA3	CNIEA2	CNIEA1	CNIEA0	xxxx
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
6090	CNSTATA	15:0	CN STATA15	CN STATA14	_	_	_	CN STATA10	CN STATA9	_	CN STATA7	CN STATA6	CN STATA5	CN STATA4	CN STATA3	CN STATA2	CN STATA1	CN STATA0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-20: PORTB REGISTER MAP

ess		a)								Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	ANSELB	31:16										_						_	0000
			ANSELB15	ANSELB14	ANSELB13	ANSELB12	ANSELB11	ANSELB10	ANSELB9	ANSELB8	ANSELB7	ANSELB6	ANSELB5	ANSELB4	ANSELB3	ANSELB2	ANSELB1	ANSELB0	
6110	TRISB	31:16	1	_	_	_	_	_	_	_		_	_	_	_	_	-	_	0000
0		15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	xxxx
6120	PORTB	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
0120	1 0171	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6130	LATB	31:16			_	_	_	_	_	_	1	-	_	_	_	_		_	0000
0130	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6150	CNPUB	31:16	_	_	_	_	_	_	_	_	-	_	-		_	_	_	_	0000
6150	CNPUB	15:0	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPUB2	CNPUB1	CNPUB0	xxxx
6160	CNPDB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	CNPDB	15:0	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPDB2	CNPDB1	CNPDB0	xxxx
0470	CNICONID	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6170	CNCONB	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	ONEND	31:16	-	_	_	_	_	_	_	_	1	_	_	_	_	_	-	_	0000
6180	CNENB	15:0	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIEB2	CNIEB1	CNIEB0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6190	CNSTATB	15:0	CN STATB15	CN STATB14	CN STATB13	CN STATB12	CN STATB11	CN STATB10	CN STATB9	CN STATB8	CN STATB7	CN STATB6	CN STATB5	CN STATB4	CN STATB3	CN STATB2	CN STATB1	CN STATB0	xxxx

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-21: PORTC REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

ess										Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6200	ANSELC	31:16	_			_		_		_	_	_	_	_	_	_		_	0000
0200	ANOLLO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	F000
6210	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0210	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	-	_	-	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	xxxx
6220	PORTC	31:16	_	1	_	_	-	_	-	_	_	_	_	_	_	_	_	_	0000
0220	TORTO	15:0	RC15	RC14	RC13	RC12	-	_	-	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
6230	LATC	31:16	_	1	_	_	-	_	-	_	_	_	_	_	_	_	_	_	0000
0230	LATO	15:0	LATC15	LATC14	LATC13	LATC12	-	_	-	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
6240	ODCC	31:16	_	_	_	_		_	_		_			_	_	_	_	_	0000
0240	ODCC	15:0	_	1	_	_	-	_	-	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	xxxx
6250	CNPUC	31:16	_	1	_	_	-	_	-	_	_	_	_	_	_	_	_	_	0000
0230	CIVI OC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	-	_	-	_	_	_	_	CNPUC4	CNPUC3	CNPUC2	CNPUC1	_	xxxx
6260	CNPDC	31:16	_	-		_	I	_	-	_	_	_	_	_	_	_	I	_	0000
0200	CINFDC	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	I	_	I	-	_		_	CNPDC4	CNPDC3	CNPDC2	CNPDC1	_	xxxx
6270	CNCONC	31:16	_	1	_	_	-	_	-	_	_	_	_	_	_	_	_	_	0000
0270	CINCOINC	15:0	ON	I	SIDL		I	_	I	-	_		_	_	_			_	0000
6280	CNENC	31:16	_	-		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	CINLING	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	_	_	_	_	_	_	_	CNIEC4	CNIEC3	CNIEC2	CNIEC1	_	xxxx
6200	CNSTATC	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0290	CNSTATE	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12		_	1	_	_	_	_	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	xxxx

.egend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-22: PORTC REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

ess										Bits									
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6210	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
0210	111100	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
6220	PORTC	31:16	_	_	_	_		_		_	_	_	_	_	_	_	-	_	0000
0220	TORTO	15:0	RC15	RC14	RC13	RC12		_		_	_	_	_	_	_	_	-	_	xxxx
6230	LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0230	LAIC	15:0	LATC15	LATC14	LATC13	LATC12		_		_	_	_	_	_	_	_	-	_	xxxx
6250	CNPUC	31:16	_	_	_	_		_		_	_	_	_	_	_	_	-	_	0000
0230	CIVI OC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12		_		_	_	_	_	_	_	_	-	_	xxxx
6260	CNPDC	31:16	_	_	_	_		_		_	_	_	_	_	_	_	-	_	0000
0200	CINFDC	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	_	_	_	_	_	_	_	_	-	_	I	_	xxxx
6270	CNCONC	31:16	_	_	_	_		_		_	_	_	_	_	_	_	-	_	0000
0270	CINCOINC	15:0	ON	1	SIDL	_	_	_	_	_	_	_	_	_	-	_	I	_	0000
6280	CNENC	31:16		-			_	-	_	_	_	_	-	_	_	_	1	-	0000
0200	CIVLING	15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	_	-	_	_	_	_	-	_	-	_	1	-	xxxx
6200	CNSTATC	31:16		-	_		_	-	_	_	_	_	-	_	-	_	1	-	0000
0290	CINCIAIC	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	-	_	_	_	_	_	_	-	_	-	_	xxxx

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information

TABLE 4-23: PORTD REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

ess										Bits	3								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6300	ANSELD	31:16	_	_	_	-	_	-	1	_	_	_	_	1	_	-	_	1	0000
		15:0	_	_	_	_	_	_	-	_	_	_	_	-	ANSELD3	ANSELD2	ANSELD1	-	00E0
6310	TRISD	31:16	_	_	_	_	_	_	-	_	_	_	_	ı	_	_	_	-	0000
0010	TRIOD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	xxxx
5320	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	TORTE	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
6330	LATD	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	-	0000
0000	LAND	15:0	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
6340	ODCD	31:16	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	-	0000
0540		15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	_	_	_	ODCD0	xxxx
6350	CNPUD	31:16		_					I	_	-	_	_	I	_	1	_	ı	0000
0330	CNFOD	15:0	CNPUD15	CNPUD14	CNPUD13	CNPUD12	CNPUD11	CNPUD10	CNPUD9	CNPUD8	CNPUD7	CNPUD6	CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	xxxx
6360	CNPDD	31:16		_	-	_		_		_	_	_		-	_	_	-		0000
0300	CNPDD	15:0	CNPDD15	CNPDD14	CNPDD13	CNPDD12	CNPDD11	CNPDD10	CNPDD9	CNPDD8	CNPDD7	CNPDD6	CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	xxxx
6270	CNCOND	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0370	CNCOND	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6200	CNEND	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6380	CNEND	15:0	CNIED15	CNIED14	CNIED13	CNIED12	CNIED11	CNIED10	CNIED9	CNIED8	CNIED7	CNIED6	CNIED5	CNIED4	CNIED3	CNIED2	CNIED1	CNIED0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	0000
6390	CNSTATD	15:0	CNS TATD15	CN STATD14	CN STATD13	CN STATD12	CN STATD11	CN STATD10	CN STATD9	CN STATD8	CN STATD7	CN STATD6	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	xxxx

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for

TABLE 4-24: PORTD REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, PIC32MX470F512H DEVICES ONLY

ess		4								В	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6300	ANSELD	31:16	_		_	_	_	_	_	-	_	_	_	-	_	_		_	0000
0000	ANOLLD	15:0	_	_	_	_	_	_	_	_	_	_	_	_	ANSELD3	ANSELD2	ANSELD1	_	00E0
6310	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	TRIOD	15:0	_	_	_	_	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	xxxx
5320	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	TORTE	15:0	_	_	_	_	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
6330	LATD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	_	_	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
6340	ODCD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040	ODOD	15:0	_	_	_	_	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	_	_	_	ODCD0	xxxx
6350	CNPUD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OIVI OD	15:0	_	_	_	_	CNPUD11	CNPUD10	CNPUD9	CNPUD8	CNPUD7	CNPUD6	CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	xxxx
6360	CNPDD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OIN DD	15:0	_	_	_	_	CNPDD11	CNPDD10	CNPDD9	CNPDD8	CNPDD7	CNPDD6	CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	xxxx
6370	CNCOND	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0070	ONOOND	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6380	CNEND	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
0000	ONLIND	15:0	_	_	_	_	CNIED11	CNIED10	CNIED9	CNIED8	CNIED7	CNIED6	CNIED5	CNIED4	CNIED3	CNIED2	CNIED1	CNIED0	xxxx
		31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6390	CNSTATD	15:0	_	-	-	_	CN STATD11	CN STATD10	CN STATD9	CN STATD8	CN STATD7	CN STATD6	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	xxxx

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-25: PORTE REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, PIC32MX470F512L DEVICES ONLY

ess										Е	Bits								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6400	ANSELE	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0.100	7 II TOLLL	15:0	_	_	_	_	_		_	_	ANSELE7	ANSELE6	ANSELE5	ANSELE4	_	ANSELE2	_	_	00F4
6410	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	xxxx
6420	PORTE	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	0000
0 120	TORTE	15:0	_	_	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6440	LATE	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	0000
00		15:0	_	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6440	ODCE	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	0000
	0502	15:0	_	_	_	_	_	_	ODCE9	ODCE8	_	_	_	_	ODCE3	_	ODCE1	ODCE0	xxxx
6450	CNPUE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.100	0111 02	15:0	_	_	_	_	_	_	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPDE3	CNPUE2	CNPUE1	CNPUE0	xxxx
6460	CNPDE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00	OI II DE	15:0	_	_	_	_	_	_	CNPDE9	CNPDE8	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	xxxx
6470	CNCONE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0110	ONCONE	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6480	CNENE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00	JIILIIL	15:0	_	_	_	_	_	_	CNIEE9	CNIEE8	CNIEE7	CNIEE6	CNIEE5	CNIEE4	CNIEE3	CNIEE2	CNIEE1	CNIEE0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6490	CNSTATE	15:0	_	_	_	_	_	_	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	xxxx

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for

TABLE 4-26: PORTE REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

ess		4)								E	Bits								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6400	ANSELE	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_		0000
0400	ANOLLL	15:0	_	_	_	_	_	_	_	_	ANSELE7	ANSELE6	ANSELE5	ANSELE4	_	ANSELE2	_	_	00F4
6410	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0410	TRIOL	15:0	_	_	_	_	_	_	_	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	xxxx
6420	PORTE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0420	TORTE	15:0	_	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6440	LATE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0440	L/(IL	15:0	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6440	ODCE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0440	ODOL	15:0	_	_	_	_	_	_	_	_	_	_	_	_	ODCE3	_	ODCE1	ODCE0	xxxx
6450	CNPUE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0430	CIVIOL	15:0	-	_	_	_	_	-	-	-	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPDE3	CNPUE2	CNPUE1	CNPUE0	xxxx
6460	CNPDE	31:16	-	_	_	_	_	-	-	-	_	_	_	-	_	_	_	-	0000
0400	ON DL	15:0	-	_	_	_	_	-	-	-	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	xxxx
6470	CNCONE	31:16	-	_	_	_	_	-	-	-	_	_	_	-	_	_	_	-	0000
0470	CINCOINL	15:0	ON	_	SIDL	_	_	-	-	-	_	_	_	-	_	_	_	-	0000
6480	CNENE	31:16	-	_	_	_	_	-	-	-	_	_	_	-	_	_	_	-	0000
0400	ONLINE	15:0	I	-	-	_	_	1	1	1	CNIEE7	CNIEE6	CNIEE5	CNIEE4	CNIEE3	CNIEE2	CNIEE1	CNIEE0	xxxx
		31:16	I	_	_	_	_			1	_	_	_	-	_	_	_	-	0000
6490	CNSTATE	15:0	-	-	_	_	_	_	_		CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-27: PORTF REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, AND PIC32MX370F512L DEVICES ONLY

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_		_	_	_	_		_		_			_	_	_		0000
0010	11(101	15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	xxxx
6520	PORTF	31:16	_	-	_	_	_		-	_	_	_	_	_	_	_	_		0000
0020		15:0	_	-	RF13	RF12		-	-	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	D, (11	15:0	_	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	0501	15:0	_	_	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	0111 01	15:0	_	_	CNPUF13	CNPUF12		_	_	CNPUF8	CNPUF7	CNPUF6	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OI II DI	15:0	_	_	CNPDF13	CNPDF12		_	_	CNPDF8	CNPDF7	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	_	_	_		_	_	_	_	_	_	_	_		_	_	0000
0070	ONOON	15:0	ON	_	SIDL	_		_	_	_	_	_	_	_	_		_	_	0000
6580	CNENF	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0300	CIVLIVI	15:0	_	-	CNIEF13	CNIEF12	_	-	-	CNIEF8	CNIEF7	CNIEF6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	xxxx
		31:16	_		_	_		_		_		_	_		_		_		0000
6590	CNSTATF	15:0	_	1	CN STATF13	CN STATF12	_		1	CN STATF8	CN STATF7	CN STATF6	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-28: PORTF REGISTER MAP FOR PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range		Bits															
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16			_	_	_		I	_	_	_	_					1	0000
00.0		15:0	-	_	TRISF13	TRISF12	_	_	-	TRISF8	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	xxxx
6520	PORTF	31:16	-	_	_	_	_	_	-	_	_	_	_	_	_	1	_	ı	0000
0020		15:0	-	_	RF13	RF12	_	_	-	RF8	_	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000		15:0	_	_	LATF13	LATF12	_	_	_	LATF8	_	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0040		15:0	_	_	ODCF13	ODCF12	_	_	_	ODCF8		_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0000		15:0	_	_	CNPUF13	CNPUF12	_	_	_	CNPUF8		_	CNPUF5	CNPUF4	CNPDF3	CNPUF2	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0000		15:0	_	_	CNPDF13	CNPDF12	_	_	_	CNPDF8		_	CNPDF5	CNPFF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0070		15:0	ON	_	SIDL	_	_	_	_	_		_	_	_	_	_	_	_	0000
6580	CNENF	31:16	_	_	_	_		_	-	_		_	_	_	_	-	_	1	0000
0000		15:0	1	_	CNIEF13	CNIEF12	_	_	1	CNIEF8	_	_	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	xxxx
		31:16	1	-	_	_	_	1	1	_	_	_	_	-	-	I	-	I	0000
6590	CNSTATF	15:0		_	CN STATF13	CN STATF12	_	_		CN STATF8	_	_	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	xxxx

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-29: PORTF REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, AND PIC32MX370F512H DEVICES ONLY

Virtual Address (BF88_#)	Register Name ⁽¹⁾			Bits															
		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_	_	_	_	_	_	_	_	-	_	1	_	_	1	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	xxxx
6520	PORTF	31:16		_	_	_	_	_				_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_				RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6530	LATF	31:16		_	_	_	_	_				_	_	_	_	_	_	_	0000
		15:0		_		_		_				LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6540	ODCF	31:16		_		_		_				_	-		_	-	_		0000
		15:0		_		_		_				ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16		_		_		_				_	-		_	-	_		0000
		15:0		_		_		_				CNPUF6	CNPUF5	CNPUF4	CNPUF3	CNPUF2	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16		_		_		_				_	-		_	-	_		0000
		15:0		_		_		_			_	CNPDF6	CNPDF5	CNPDF4	CNPDF3	CNPDF2	CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	_	_	_	_		_		_	_	_			_	_	_		0000
		15:0	ON	_	SIDL	_		_		_	_	_			_	_	_		0000
6580	CNENF	31:16		_		_		_				_	-		_	-	_		0000
		15:0		_		_		_			_	CNIEF6	CNIEF5	CNIEF4	CNIEF3	CNIEF2	CNIEF1	CNIEF0	xxxx
6590	CNSTATF	31:16		_	_	_	_	_				_	_	_	_	_	_	_	0000
		15:0	_	_	1	_	1	-	_	_	1	CN STATF6	CN STATF5	CN STATF4	CN STATF3	CN STATF2	CN STATF1	CN STATF0	xxxx

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-30: PORTF REGISTER MAP FOR PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES **ONLY**

ess		0								Ві	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6510	TRISF	31:16	_		_	_	_		_		_	_							0000
		15:0		_			_						TRISF5	TRISF4	TRISF3		TRISF1	TRISF0	XXXX
6520	PORTF	31:16					_					_							0000
		15:0	_		_	_	_	_	_		_	_	RF5	RF4	RF3	-	RF1	RF0	XXXX
6530	LATF	31:16		_		_	_	_		_		_	_	_	_		_	_	0000
		15:0		_		_	_	_		_		_	LATF5	LATF4	LATF3		LATF1	LATF0	xxxx
6540	ODCF	31:16	_		_	_	_	_	_		_	_	_	_	_	-	_	_	0000
00.0	020.	15:0	_	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	xxxx
6550	CNPUF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	0141 01	15:0	_	_	_	_	_	_	_	-	_	_	CNPUF5	CNPUF4	CNPUF3	-	CNPUF1	CNPUF0	xxxx
6560	CNPDF	31:16	_	1	_	_	_	_	_	I	_	_	_	_	_	I	_	_	0000
0300	CINFDI	15:0	-		_	-	_	-	_		_	_	CNPDF5	CNPDF4	CNPDF3		CNPDF1	CNPDF0	xxxx
6570	CNCONF	31:16	1	-	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
0370	CINCOINF	15:0	ON	-	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6580	CNENF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0500	CNEINF	15:0	_	_	_	_	_	_	_	_	_	_	CNIEF5	CNIEF4	CNIEF3	_	CNIEF1	CNIEF0	xxxx
		31:16	_	1	_	_	_	_	_	-	_	_	_	_	_	-	_	_	0000
6590	CNSTATF	15:0	_	1	_	-	_	_	_		_	_	CN STATF5	CN STATF4	CN STATF3	1	CN STATF1	CN STATF0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

DS60001185B-page 74

TABLE 4-31: PORTG REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY

ess										Bit	s								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6600	ANSELG	31:16		1	_	_	_	1	_			_	_	_	_	-			0000
0000	, (0220	15:0	_	_	_	_	_	_	ANSELG9	ANSELG8	ANSELG7	ANSELG6		_	_	_	-	_	01C0
6610	TRISG	31:16	_	_	_	_			_	_	_	_		_	_	_	_	_	0000
		15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6		_	TRISG3	TRISG2	TRISG1	TRISG0	xxxx
6620	PORTG	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	1	_	0000
0020		15:0	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
6630	LATG	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
0000	2,110	15:0	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6		_	LATG3	LATG2	LATG1	LATG0	xxxx
6640	ODCG	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
0040	ОВОО	15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	_	_	_	_	_		_	ODCG3	ODCG2	ODCG1	ODCG0	xxxx
6650	CNPUG	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	-	_	0000
0030	CIVI OO	15:0	CNPUG15	CNPUG14	CNPUG13	CNPUG12	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6		_	CNPUG3	CNPUG2	CNPUG1	CNPUG0	xxxx
6660	CNPDG	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	-	_	0000
0000	CIVI DO	15:0	CNPDG15	CNPDG14	CNPDG13	CNPDG12	_	_	CNPDG9	CNPDG8	CNPDG7	CNPDG6		_	CNPDG3	CNPDG2	CNPDG1	CNPDG0	xxxx
6670	CNCONG	31:16	_	_	_	_	_	-	_	_	-	_	_	_	_	_	1	_	0000
0070	CINCOING	15:0	ON		SIDL	_		-	_	-	-	_	_	_	_	-	I		0000
6680	CNENG	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_		_	0000
0000	CINEING	15:0	CNIEG15	CNIEG14	CNIEG13	CNIEG12		_	CNIEG9	CNIEG8	CNIEG7	CNIEG6	_	_	CNIEG3	CNIEG2	CNIEG1	CNIEG0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6690	CNSTATG	15:0	CN STATG15	CN STATG14	CN STATG13	CN STATG12	_	-	CN STATG9	CN STATG8	CN STATG7	CN STATG6	_	_	CN STATG3	CN STATG2	CN STATG1	CN STATG0	xxxx

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for

TABLE 4-32: PORTG REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY

ess		0								Ві	ts								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6600	ANSELG	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_		_	0000
0000	ANOLLO	15:0	_	_	_	_	_		ANSELG9	ANSELG8	ANSELG7	ANSELG6		_	_	_	_	_	01C0
6610	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	111100	15:0	_	_	_	_	_		TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	xxxx
6620	PORTG	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
0020	1 01110	15:0	_	_	_	_	_		RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
6630	LATG	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
0000	Littio	15:0	_	_	_	_	_		LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
6640	ODCG	31:16	_	_	_	_	_		_	_	_	_		_	_	_	_	_	0000
0040	ОВОО	15:0	_	_	_	_	_		_	_	_	_		_	ODCG3	ODCG2	ODCG1	ODCG02	xxxx
6650	CNPUG	31:16	_	_	_	_	_		_	_	_	_		_	_	_	_	_	0000
0030	CIVI OC	15:0	-	_	_	_	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6	_	_	CNPUG3	CNPUG2	CNPUG1	CNPUG0	xxxx
6660	CNPDG	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
0000	CIVI DO	15:0	-	_	_	_	_	_	CNPDG9	CNPDG8	CNPDG7	CNPDG6	_	_	CNPDG3	CNPDG2	CNPDG1	CNPDG0	xxxx
6670	CNCONG	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
0070	CNCONG	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
6680	CNENG	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
0000	CINLING	15:0	I	_	-	-	_	_	CNIEG9	CNIEG8	CNIEG7	CNIEG6	_	_	CNIEG3	CNIEG2	CNIEG1	CNIEG0	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6690	CNSTATG	15:0						_	CN STATG9	CN STATG8	CN STATG7	CN STATG6	_	_	CN STATG3	CN STATG2	CN STATG1	CN STATG0	xxxx

Legend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP

ess		_								В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FA04	INT1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1704	IIVIIIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT1F	2<3:0>		0000
FA08	INT2R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17100		15:0		_	_	_	_	_	_	_	_	_	_	_		INT2F	<3:0>	1	0000
FA0C	INT3R	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17100	IIIIII	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT3F	<3:0>		0000
FA10	INT4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17110		15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT4F	<3:0>		0000
FA18	T2CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17(10	1201(1)	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T2CKF	R<3:0>		0000
FA1C	T3CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
TAIC	TOOKIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T3CKF	R<3:0>		0000
FA20	T4CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 A20	THORIX	15:0		_	_	_	_	_	_	_	_	_	_	_		T4CKF	R<3:0>		0000
FA24	T5CKR	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 A24	TOCKIN	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T5CKF	R<3:0>		0000
FA28	IC1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA26	ICIR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		IC1R	<3:0>		0000
EA30	IC2R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA2C	IC2R	15:0	_	_	_	_	_	_	-	_	-	_	-	-		IC2R	<3:0>		0000
E430	ICOD	31:16	_	_	_	_	_	_	-	_	-	_	-	-	_	_	-	_	0000
FA30	IC3R	15:0	_	_	_	_	_	_	-	_	-	_	-	-		IC3R	<3:0>		0000
E404	10.40	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
FA34	IC4R	15:0	_	_	_	_	_	_	-	_	-	_	-	-		IC4R	<3:0>		0000
E4.00	IOFR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA38	IC5R	15:0	_	_	_	_	_	_	_	_	-	_	_	-		IC5R	<3:0>		0000
EA 40	00545	31:16	_	_	_	_	_	_	_	_		_	_	-	_		1	_	0000
FA48	OCFAR	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	OCFA	R<3:0>		0000
EA 46	00505	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FA4C	OCFBR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		OCFBI	R<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

sss										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FA50	U1RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 730	OTIVAL	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U1RXI	₹<3:0>		0000
FA54	U1CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
17104	OTOTOR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		U1CTS	R<3:0>		0000
FA58	U2RXR	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
17100	021041	15:0	_	_	_	_	_	_	_	_	_		_	_		U2RXI	R<3:0>		0000
FA5C	U2CTSR	31:16		_	_	_	_	_	_				_	_	_	_	_	_	0000
.,,,,,	020.0.0	15:0		_	_	_	_	_	_				_	_		U2CTS	R<3:0>		0000
FA60	U3RXR	31:16			_	_		_	_						_	_	_		0000
		15:0			_	_		_	_							U3RXI	R<3:0>		0000
FA64	U3CTSR	31:16		_	_	_	_	_	_						_	_	_	_	0000
		15:0		_	_	_	_	_	_							U3CTS	R<3:0>		0000
FA68	U4RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_	_							U4RXI	₹<3:0>		0000
FA6C	U4CTSR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		U4CTS	R<3:0>		0000
FA70	U5RXR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_		_	_		U5RXI	₹<3:0>		0000
FA74	U5CTSR	31:16	_		_	_	_	_	_	_	_			_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_		_	_		U5CTS	R<3:0>		0000
FA84	SDI1R	31:16	_	_	_	_	_	_	_				_	_	_	_	_	_	0000
		15:0		_	_	_	_	_	_				_	_		SDI1F	R<3:0>		0000
FA88	SS1R	31:16		_	_	_	_	_	_				_	_	_	_		_	0000
		15:0				_										SS1R	<3:0>		0000
FA90	SDI2R	31:16		_	_	_	_	_	_				_	_	_	_		_	0000
		15:0		_	_	_	_	_	_				_	_		SDI2F	R<3:0>		0000
FA94	SS2R	31:16														_	_		0000
		15:0			_	_	_	_		_	_					SS2R	<3:0>		0000
FAD0	REFCLKIR	31:16				_	_	_	_									_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		REFCL	(IR<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP

SS										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
ED20	RPA14R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
FB38	RPA14R**	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPA1	4<3:0>	•	0000
FB3C	RPA15R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB3C	KPA ISK 7	15:0	_	_	_	_	_	_	_	_	I	_	_	_		RPA1	5<3:0>	ā.	0000
FB40	RPB0R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
FB40	KFBUK	15:0	-	_			I		_	_	I	ı	_	_		RPB()<3:0>		0000
FB44	RPB1R	31:16	-	_			I		_	_	I	ı	_	_	_	_		_	0000
FD44	KFBIK	15:0	_	_	_	_	-	_	_	_	-	-	_	_		RPB1	<3:0>		0000
FB48	RPB2R	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
1 040	KFBZK	15:0		_	_	_	_	_	_	_	-	_	_	_		RPB2	2<3:0>		0000
FB4C	RPB3R	31:16		_	_	_		_	_	_			_	_	_	_	_	_	0000
1 040	KEBSK	15:0		_	_	_	_	_	_	_	-	_	_	_		RPB3	3<3:0>		0000
FB54	RPB5R	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
FB34	KFBSK	15:0	_	_	_	_	-	_	_	_	-	-	_	_		RPB	s<3:0>		0000
FB58	RPB6R	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
FB36	KFBOK	15:0	-	_			I		_	_	I	ı	_	_		RPB6	3:0>	ā.	0000
FB5C	RPB7R	31:16	_	_	_	_	-	_	_	_	-	-	_	_	_	_	_	_	0000
1 550	KFB/K	15:0		_	_	_	_	_	_	_	-	_	_	_		RPB7	'<3:0>		0000
FB60	RPB8R	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
1 000	KEBOK	15:0		_	_	_	_	_	_	_	_	_	_	_		RPB8	3<3:0>		0000
FB64	RPB9R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 004	KEBSK	15:0		_	_	_	_	_	_	_	-	_	_	_		RPB9	9<3:0>		0000
FB68	RPB10R	31:16	_	_	_	_	-	_	_	_	-	-	_	_	_	_	_	_	0000
FB00	KFBTUK	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPB1	0<3:0>	•	0000
FB78	RPB14R	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
1 1070	KFB14K	15:0		_	_	_		_	_	_			_	_		RPB1	4<3:0>		0000
FB7C	RPB15R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
TB/C	KEDIJK	15:0	_	_	_	_	_	_	_	_	I	_	_	_		RPB1	5<3:0>		0000
FB84	RPC1R ⁽¹⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FB04	KFCIK. /	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC′	<3:0>	•	0000
FB88	RPC2R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	I	_	_	_	_	_	_	_	0000
1 000	NE OZRV /	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC2	2<3:0>		0000
FB8C	RPC3R ⁽¹⁾	31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
1 000	INF USIKY /	15:0	_	_	_	_	_		_	_	-	_	_	_		RPC3	3<3:0>		0000
FB90	RPC4R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
LP90	KPU4K**	15:0	_	_	_	_	_	_	_	_	_		_			RPC ²	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

TARIF 1-31.	DEBIDHERAL	DINI SEI ECT	OUTPUT REGISTER	MAP (CONTINUED)
IADLE 4-34.	PERIFFIERAL	FIN SELECT	OUTPUT REGISTER	WAP (CONTINUED)

SS										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
EDD4	DD040D(1)	31:16		_	_	_		_	_	_	_		_	_	_	_	_	_	0000
FBB4	RPC13R ⁽¹⁾	15:0		_	_	_	_	_	_	_	_	_	_	_		RPC1	3<3:0>		0000
EDDO	RPC14R ⁽¹⁾	31:16	-	_	_	_	-	_	_	_	_	-	_	_	_	_	_	_	0000
FBB8	RPC14R ^(*)	15:0	I	_	_	_	_	_	_	_	_	_	_	_		RPC1	4<3:0>		0000
FBC0	RPD0R	31:16	1	_	_	_	1	_	_	_	_		_	_	_	_	_	1	0000
FBCU	KPDUK	15:0	I	_	_	_	1	_	_	_	_		_	_		RPD()<3:0>		0000
FBC4	RPD1R	31:16	-	_	_	_	_	_	_	-		_	_	_	_	_	_	_	0000
1 004	KI DIK	15:0	_	_	_	_	_	_	_	_		_	_	_		RPD'	1<3:0>		0000
FBC8	RPD2R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1 000	IXI DZIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD2	2<3:0>		0000
FBCC	RPD3R	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1 500	TAI DOIL	15:0	_	_	_	_	_	_	_	_		_	_	_		RPD3	3<3:0>		0000
FBD0	RPD4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	TXI DAIX	15:0	_	_	_	_	_	_	_	_		_	_	_		RPD4	1<3:0>		0000
FBD4	RPD5R	31:16	-	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
1 004	TAI DOIN	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD	5<3:0>		0000
FBE0	RPD8R	31:16	-	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
· BEo	TH BOTT	15:0	-	_	_	_	_	_	_	_		_	_	_		RPD8	3<3:0>		0000
FBE4	RPD9R	31:16		_	_	_		_	_				_	_	_	_			0000
· DE ·	THE BOTT	15:0		_	_	_		_	_				_	_		RPD9	9<3:0>		0000
FBE8	RPD10R	31:16	-	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
· DEO	THE DIGIT	15:0		_	_	_		_	_				_	_		RPD1	0<3:0>		0000
FBEC	RPD11R	31:16		_	_	_		_	_				_	_	_	_	_	_	0000
	5	15:0		_	_	_		_	_	_			_	_		RPD1	1<3:0>		0000
FBF0	RPD12R ⁽¹⁾	31:16	_	_	_	_		_	_	_			_	_	_	_	_		0000
	5 .2	15:0	_	_	_	_		_	_	_			_	_		RPD1	2<3:0>		0000
FBF8	RPD14R ⁽¹⁾	31:16	_	_	_	_		_	_	_			_	_	_	_	_	_	0000
. 5. 0	5	15:0	_	_	_	_		_	_	_			_	_		RPD1	4<3:0>		0000
FBFC	RPD15R ⁽¹⁾	31:16	_	_	_	_		_	_	_			_	_	_	_	_	_	0000
		15:0	_	_	_	_		_	_	_			_	_		RPD1	5<3:0>		0000
FC0C	RPE3R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_			_	0000
	==::	15:0		_	_	_		_	_	_			_	_		RPE3	3<3:0>		0000
FC14	RPE5R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_			_	_	_			_	0000
	,	15:0	_	_	_	_	_	_	_	_		_	_	_		RPE	5<3:0>		0000
FC20	RPE8R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_			_	0000
Legen		15:0	— Pe	_	_	ted read as		_	ehown in he	_	_	_	_	_		RPE8	3<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

TABLE 4-34: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F004	RPE9R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC24	RPE9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPES	<3:0>		0000
FC40	DDEAD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC40	RPF0R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPFC	<3:0>		0000
FC44	RPF1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC44	RPFIR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF1	<3:0>	_	0000
FC48	RPF2R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
FC46	KFF2K	15:0	-	_	_		_	_	_	1	-	_	1	_		RPF2	!<3:0>		0000
FC4C	RPF3R	31:16	-	_	_		_	_	_	1	-	_	1	_	_	_	_	_	0000
FU4U	RPF3R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF3	<3:0>		0000
FC50	RPF4R	31:16	-	_	_		_	_	_	1	-	_	1	_	_	_	_	_	0000
FC30	KFF4K	15:0	-	_	_		_	_	_	1	-	_	1	_		RPF4	<3:0>		0000
FC54	RPF5R	31:16	_	_	_	_	_	_	_	-	-	_	-	_	_	_	_	_	0000
FC34	KFF3K	15:0	-	_	_		_	_	_	1	-	_	1	_		RPF5	<3:0>		0000
FC58	RPF6R	31:16	-	_	_		_	_	_	1	-	_	1	_	_	_	_	_	0000
FC36	KFFOK	15:0	_	_	_	_	_	_	_	-	-	_	-	_		RPF6	<3:0>		0000
FC5C	RPF7R ⁽¹⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 030	KEI /K· /	15:0		_	_	_	_	_	_	_	_	_	_	_		RPF7	'<3:0>		0000
FC60	RPF8R ⁽¹⁾	31:16		_	_	_	_	_	_			_		_	_	_	_	_	0000
1 000	KET OK.	15:0		_	_	_	_	_	_	_	_	_	_	_		RPF8	<3:0>	•	0000
FC70	RPF12R ⁽¹⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1070	IXI I IZIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF1	2<3:0>		0000
FC74	RPF13R ⁽¹⁾	31:16		_	_	_	_	_	_			_		_	_	_	_	_	0000
1074	IXI I ISIX	15:0		_	_	_	_	_	_	_	_	_	_	_		RPF1	3<3:0>		0000
FC80	RPG0R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	KI GOIX	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG	<3:0>		0000
FC84	RPG1R ⁽¹⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 004	KI OIK	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG′	<3:0>		0000
FC98	RPG6R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 000	THE GOIL	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG6	S<3:0>		0000
FC9C	RPG7R	31:16		_	_			_	_	_	_	_	_	_	_	_	_	_	0000
. 000	1.1 0/11	15:0		_	_			_	_	_	_	_	_	_		RPG7	′<3:0>		0000
FCA0	RPG8R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
. 0, 10	1.1 001	15:0		_	_			_	_	_	_	_	_	_		RPG	3<3:0>		0000
FCA4	RPG9R	31:16		_	_			_	_	_	_	_	_	_	_	_	_	_	0000
. 0, 14	1 0011	15:0	—	_	—	tod road or		_	- chown in h	_	_	_	_	_		RPG9	9<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

TABLE 4-35: PARALLEL MASTER PORT REGISTER MAP

ess		•								Bi	ts								"
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	-	_	_	_	_	_	_	_	_	_	1	_	_	_		0000
7000	FIVICOIN	15:0	ON	-	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF•	<1:0>	ALP	CS2P	CS1P	I	WRSP	RDSP	0000
7010	PMMODE	31:16		-	_	_	_	_	_	_	_	_		ı	_	I	_	-	0000
7010	FININIODE	15:0	BUSY	IRQM	RQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITE<1:0> 0000														
7020		31:16		-	_	_	_	_	_	_	_	_		ı	_	I	_	-	0000
7020	PMADDR	15:0	CS2	CS1															
7030	PMDOUT	31:16								DATAOU	T<31·0>								0000
7030	1 WDOO1	15:0								DAIAGO	1 31.02								0000
7040	PMDIN	31:16								DATAIN	<31·0>								0000
7040	1 WIDHY	15:0								Dittituit	1401.05								0000
7050	PMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7000	FIVIALIN	15:0			PTEN<15:0> 0000														
7060	PMSTAT	31:16	_	_															
7000	FINISTAL	15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	BFBF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

PIC32MX330/350/370/430/450/470

TABLE 4-36: PREFETCH REGISTER MAP

ess										Bit	s								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	CHECON ⁽¹⁾	31:16	_	_	_	1	_		_	_	_	_	_	_	_	_	_	CHECOH	0000
4000		15:0	_		_	_	_	_	DCSZ	<u>'<1:0></u>		_	PREFE	N<1:0>	_	P	PFMWS<2:0)>	0007
4010	CHEACC ⁽¹⁾		CHEWEN	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_		CHEID	X<3:0>		00xx
4020	CHETAG ⁽¹⁾	31:16	LTAGBOOT		_	_	_	_	_	_				LTAG<					xxx0
1020								LTAG<	15:4>						LVALID	LLOCK	LTYPE	_	xxx2
4030	CHEMSK ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0					LN	1ASK<15:5	>						_	_	_	_	xxxx
4040	CHEW0	31:16								CHEW0	<31:0>								XXXX
		15:0																	XXXX
4050	CHEW1	31:16								CHEW1	<31:0>								XXXX
		15:0																	XXXX
4060	CHEW2	31:16								CHEW2	<31:0>								XXXX
		15:0																	XXXX
4070	CHEW3	31:16								CHEW3	<31:0>								XXXX
		15:0	_		_	_	_	_	_				CL	HELRU<24:1	6>				xxxx
4080	CHELRU	31:16	_		_		_		_	OHELDI	445.05		- Ci	ILLINU\24.1	0-				0000
		15:0								CHELRU	<15:0>								0000
4090	CHEHIT	31:16								CHEHIT	<31:0>								XXXX
		15:0																	XXXX
40A0	CHEMIS	31:16 15:0								CHEMIS	<31:0>								XXXX
																			XXXX
40C0	CHEPFABT	31:16 15:0								CHEPFAB	T<31:0>								XXXX
		15.0																	XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TADI E 1-27.	RTCC REGISTER MAP

ess		•									Bits								
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	RTCCON	31:16	_	_	_	_										0000			
0200	KICCON	15:0	ON	_	SIDL	_	_	_	I	_	RTSECSEL	RTCCLKON	_	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210	RTCALRM	31:16	_		_	_	_		I	_	_	1	-	_	_	_	_	_	0000
0210	KTOALKW	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMASI	<<3:0>					ARP ⁻	T<7:0>				0000
0220	RTCTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	3:0>			MIN01	<3:0>		xxxx
0220	KTOTIVIL	15:0		SEC1	0<3:0>			SEC01	l<3:0>		_	_	_	_	_	_	_	_	xx00
0230	RTCDATE	31:16		YEAR	10<3:0>			YEAR0	1<3:0>			MONTH10)<3:0>			MONTH	01<3:0>		xxxx
0230	KIODAIL	15:0		DAY1	0<3:0>			DAY01	l<3:0>		_	_	_	_		WDAY0	1<3:0>		xx00
0240	ALRMTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10<	3:0>			MIN01	<3:0>		xxxx
0240	ALIXIVITIIVIL	15:0		SEC1	0<3:0>			SEC01	l<3:0>		_	-	-	_	_	_	_	_	xx00
0250	ALRMDATE	31:16	_	_	_	_	_	_	I	_		MONTH10)<3:0>			MONTH	01<3:0>		00xx
0230	ALINIDAIL	15:0		DAY1	0<3:0>			DAY01	l<3:0>		_	_	_	_		WDAY0	1<3:0>		xx0x

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-38: CTMU REGISTER MAP

ess		40								Bits									ν.
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
A 200	CTMUCON	31:16	EDG1MOD	EDG1POL		EDG1S	SEL<3:0>		EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL		EDG29	SEL<3:0>		_	_	0000
A200	CTMUCON	15:0 ON — CTMUSIDL TGEN EDGEN EDGSEQEN IDIS							IDISSEN	CTTRIG			ITRIM	<5:0>			IRNG	<1:0>	0000

PIC32MX330/350/370/430/450/470

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

TABLE 4-39: USB REGISTER MAP

SSS											Bit	s							
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	U1OTGIR ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_			_	_	_	_	0000
5040	UIUIGIR"	15:0	_	_	_	_	_	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U1OTGIE	31:16	_	_	_	_	_	_	_	_	_	_	_	-		_	_	_	0000
3030	OTOTOIL	15:0	_	_	_	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
5060	U1OTGSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_				ı	_	_		0000
3000	OTOTOGIAI	15:0	_	_	_	_	_	_	_	_	ID	_	LSTATE	1	SESVD	SESEND	_	VBUSVD	0000
5070	U1OTGCON	31:16		_	_	_		_	_	_	_	_	_	_		_	_	_	0000
3070	01010001	15:0		_	_	_		_	_	_	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	On wito	15:0	_	_	_	_	_	_	_	_	UACTPND ⁽⁴⁾	_	_	USLPGRD	USBBUSY	_	USUSPEND	USBPWR	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5200	U1IR ⁽²⁾	15:0	_	_	_	_	_	_	_	_	STALLIF	ΔΤΤΔCHIE	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		10.0									OTALLII	711 17101111	TEOONEII	IDELII	HAM	00111	OLIVIVII	DETACHIF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5210	U1IE	15:0	_	_		_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
											OTALLIL	7 ti 17 torne	T L C C M L I L	IDEEIE		00112	OLITAL	DETACHIE	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5220	U1EIR ⁽²⁾	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
											2.02.	5.1.7.2.	5 (2.	2.02.	202.	0.10.02.	EOFEF		0000
		31:16		_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
5230	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	0000
																	EOFEE		0000
5240	U1STAT ⁽³⁾	31:16		_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_		_	_	_		ENDF	T<3:0>		DIR	PPBI	_		0000
		31:16		_	_	_		_	_	_	_	_	_	1		_	_	_	0000
5250	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE	SE0	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN	0000
											30.7		TOKBUSY				5	SOFEN	0000
5260	U1ADDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3230		15:0	_	_	_	_	_	_	_	_	LSPDEN			DE	VADDR<6:	0>			0000
5270	U1BDTP1	31:16	_	_	_			_	_	_	_	_	_	_		_	_	_	0000
02.0	3.55	15:0	_	_	_	_	_	_	_	_			BE)TPTRL<7:1>				_	0000

 $\textbf{Legend:} \qquad \textbf{x = unknown value on Reset; --= unimplemented, read as '0'. Reset values are shown in hexadecimal.}$

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

^{2:} This register does not have associated SET and INV registers.

^{3:} This register does not have associated CLR, SET and INV registers.

^{4:} Reset value for this bit is undefined.

Legend: x = unknown value on Reset; — = unim

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	LE 4-39:	JUL	, ILG	O I LIX	MAP (501111	TOLD	,											1
ess											Bi	ts							"
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	U1FRML ⁽³⁾	31:16 15:0	_	_	_	_			_	_		_	_	FRML<	— 7:0>	_	_	_	0000
5290	U1FRMH ⁽³⁾	31:16 15:0	_	_	_	_	_	_	_	_ _		_		_ _		_	 FRMH<2:0>	_	0000
52A0	U1TOK	31:16 15:0	_	_	_	_	_	_	_	_	_	PID:	-	_	_	— FP	-	_	0000
52B0	U1SOF	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
52C0	U1BDTP2	15:0 31:16	_	_	_	_			_	_	_	_	_	CNT<7	_	_	_	_	0000
52D0	U1BDTP3	15:0 31:16	_	_	_	_	_	_	_	_	_	_	_	BDTPTRI	_	_	_	_	0000
		15:0 31:16		_	_	_	_	_	_	_	_	_	_	BDTPTRI	J<7:0> —	_	_	_	0000
52E0	U1CNFG1	15:0 31:16	_	_	_	_	_		_	_	UTEYE —	UOEMON	_	USBSIDL	_	_	_	UASUSPND —	0000
5300	U1EP0	15:0	_	_	_	_	_	_	_	_	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16 15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	U1EP2	31:16 15:0		_	_	_	_	_	_	_ _		_		EPCONDIS	— EPRXEN	— EPTXEN	— EPSTALL	EPHSHK	0000
5330	U1EP3	31:16 15:0	_	_	_	_	_	_	_	_	_	_	_	— EPCONDIS	— EPRXEN	— EPTXEN	— EPSTALL	— EPHSHK	0000
5340	U1EP4	31:16 15:0	_	_	_	_	_	_	_	_	_	_	_	— EPCONDIS	— EPRXEN	— EPTXEN	— EPSTALL	— EPHSHK	0000
5350	U1EP5	31:16	_	_	_	_	_		_	_		_		_	_	_	_	_	0000
5360	U1EP6	15:0 31:16	_	_	_	_			_	_		_		EPCONDIS —	EPRXEN —	EPTXEN —	EPSTALL —	EPHSHK —	0000
5370	U1EP7	15:0 31:16								_		_		EPCONDIS —	EPRXEN —	EPTXEN —	EPSTALL —	EPHSHK —	0000
		15:0 31:16									-			EPCONDIS —	EPRXEN —	EPTXEN —	EPSTALL —	EPHSHK —	0000
5380	U1EP8	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

PIC32MX330/350/370/430/450/470

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

[:] This register does not have associated SET and INV registers.

^{3:} This register does not have associated CLR, SET and INV registers.

Reset value for this bit is undefined.

TABLE 4-39: USB REGISTER MAP (CONTINUED)

ess											Bit	s							
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5390	U1EP9	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3390	OTEF9	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	U1EP10	31:16	_		_	_	_	_	_	_		_	_	_	_	_	_	_	0000
33A0	O ILP IO	15:0				_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
3360	OILFII	15:0			_	_	_	_	_	_	1	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16			_	_	_	_	_	_	1	-	_	_	-	-		I	0000
3300	OTEP 12	15:0			_	_	_	_	_	_	1	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16			_	_	_	_	_	_	1	-	_	_	-	-		I	0000
3300	OTEF 13	15:0			_	_	_	_	_	_	1	-	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5050	U1EP14	31:16				_	_	_	_	_	_	_	_	_	-	_	1	-	0000
53E0	UTEP14	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53F0	U1EP15	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
53FU	UTEPTS	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

- 2: This register does not have associated SET and INV registers.
- 3: This register does not have associated CLR, SET and INV registers.
- 4: Reset value for this bit is undefined.

4.3 Control Registers

Register 4-1 through Register 4-8 are used for setting the RAM and Flash memory partitions for data and code.

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0	U-0
31:24	_	_	_	_	_	BMX CHEDMA	_	_
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16		_	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
45.0	U-0 U-0							
15:8	_	_	_	_	_	_	_	_
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0		BMX WSDRM	_		1	E	BMXARB<2:0	>

Lea	en	d:
3		

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-27 Unimplemented: Read as '0'

bit 26 BMXCHEDMA: BMX PFM Cacheability for DMA Accesses bit

1 = Enable program Flash memory (data) cacheability for DMA accesses (requires cache to have data caching enabled)

0 = Disable program Flash memory (data) cacheability for DMA accesses (hits are still read from the cache, but misses do not update the cache)

bit 25-21 Unimplemented: Read as '0'

bit 20 BMXERRIXI: Enable Bus Error from IXI bit

1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus

0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus

bit 19 BMXERRICD: Enable Bus Error from ICD Debug Unit bit

1 = Enable bus error exceptions for unmapped address accesses initiated from ICD

0 = Disable bus error exceptions for unmapped address accesses initiated from ICD

bit 18 BMXERRDMA: Bus Error from DMA bit

1 = Enable bus error exceptions for unmapped address accesses initiated from DMA

0 = Disable bus error exceptions for unmapped address accesses initiated from DMA

bit 17 BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)

1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access

0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access

bit 16 BMXERRIS: Bus Error from CPU Instruction Access bit (disabled in Debug mode)

1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access

0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access

bit 15-7 Unimplemented: Read as '0'

bit 6 BMXWSDRM: CPU Instruction or Data Access from Data RAM Wait State bit

1 = Data RAM accesses from CPU have one wait state for address setup

0 = Data RAM accesses from CPU have zero wait states for address setup

bit 5-3 Unimplemented: Read as '0'

bit 2-0 BMXARB<2:0>: Bus Matrix Arbitration Mode bits

111 = Reserved (using these Configuration modes will produce undefined behavior)

•

011 = Reserved (using these Configuration modes will produce undefined behavior)

010 = Arbitration Mode 2

001 = Arbitration Mode 1 (default)

000 = Arbitration Mode 0

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0 U-0							
31:24	_		-	-	_	1	_	_
00.40	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDKF	PBA<15:8>			
7.0	R-0 R-0							
7:0				BMXDK	PBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDKPBA<15:10>: DRM Kernel Program Base Address bits

When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits

Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24			_	_	1	-	_	_
00.40	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDUI	DBA<15:8>			
7.0	R-0 R-0							
7:0				BMXDU	DBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUDBA<15:10>: DRM User Data Base Address bits

When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 BMXDUDBA<9:0>: Read-Only bits

Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0 U-0							
31:24	_	_	-	_	_		_	_
00.40	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDU	PBA<15:8>			
7.0	R-0 R-0							
7:0				BMXDU	PBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 BMXDUPBA<15:10>: DRM User Program Base Address bits

When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 BMXDUPBA<9:0>: Read-Only bits

Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R	R	R	R	R	R	R	R
31:24				BMXDRM	1SZ<31:24>			
00.40	R	R	R	R	R	R	R	R
23:16				BMXDRM	1SZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXDRI	MSZ<15:8>			
7.0	R	R	R	R	R	R	R	R
7:0				BMXDR	MSZ<7:0>		_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes:

0x00004000 = device has 16 KB RAM 0x00008000 = device has 32 KB RAM 0x00010000 = device has 64 KB RAM 0x00020000 = device has 128 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0 U-0							
31:24	_	1	-	-		_	_	_
22.46	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	-	_	_		BMXPUPE	3A<19:16>	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
15:8				BMXPU	PBA<15:8>			
7:0	R-0 R-0							
7:0				BMXPU	PBA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernal mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R	R	R	R	R	R	R	R
31:24				BMXPFN	ISZ<31:24>			
22.46	R	R	R	R	R	R	R	R
23:16				BMXPFN	ISZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXPFN	/ISZ<15:8>			
7.0	R	R	R	R	R	R	R	R
7:0				BMXPF	MSZ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes:

0x00010000 = device has 64 KB Flash 0x00020000 = device has 128 KB Flash

0x00040000 = device has 256 KB Flash

0x00080000 = device has 512 KB Flash

REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R	R	R	R	R	R	R	R
31.24				BMXBOO	TSZ<31:24>			
22.40	R	R	R	R	R	R	R	R
23:16				BMXBOO	TSZ<23:16>			
45.0	R	R	R	R	R	R	R	R
15:8				BMXBOC	TSZ<15:8>			
7:0	R	R	R	R	R	R	R	R
7:0				BMXBO	OTSZ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BMXBOOTSZ<31:0>: Boot Flash Memory (BFM) Size bits

Static value that indicates the size of the Boot PFM in bytes:

0x00003000 = device has 12 KB Boot Flash

5.0 FLASH PROGRAM MEMORY

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS60001121) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX330/350/370/430/450/470 devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- · EJTAG Programming
- In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5. "Flash Program Memory"** (DS60001121) in the "PIC32 Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS60001145), which can be downloaded from the Microchip web site.

Note: On PIC32MX330/350/370/430/450/470 devices, the Flash page size is 4 KB and the row size is 512 bytes (1024 IW and

128 IW, respectively).

5.1 Control Registers

REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_		_	
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R-0	R-0	R-0	U-0	U-0	U-0
15:8	WR	WREN	WRERR ⁽¹⁾	LVDERR ⁽¹⁾	LVDSTAT ⁽¹⁾	_	_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	_	_		NVMOF	U-0 — U-0 — U-0 — U-0 — R/W-0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 WR: Write Control bit

This bit is writable when WREN = 1 and the unlock sequence is followed.

1 = Initiate a Flash operation. Hardware clears this bit when the operation completes

0 = Flash operation complete or inactive

bit 14 WREN: Write Enable bit

1 = Enable writes to WR bit and enables LVD circuit

0 = Disable writes to WR bit and disables LVD circuit

This is the only bit in this register reset by a device Reset.

bit 13 WRERR: Write Error bit⁽¹⁾

This bit is read-only and is automatically set by hardware.

1 = Program or erase sequence did not complete successfully

0 = Program or erase sequence completed normally

bit 12 LVDERR: Low-Voltage Detect Error bit (LVD circuit must be enabled)⁽¹⁾

This bit is read-only and is automatically set by hardware.

1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 = Voltage level is acceptable for programming

bit 11 LVDSTAT: Low-Voltage Detect Status bit (LVD circuit must be enabled)⁽¹⁾

This bit is read-only and is automatically set, and cleared, by hardware.

1 = Low-voltage event active

0 = Low-voltage event NOT active

bit 10-4 Unimplemented: Read as '0'

bit 3-0 NVMOP<3:0>: NVM Operation bits

These bits are writable when WREN = 0.

1111 = Reserved

:

0111 = Reserved

0110 = No operation

0101 = Program Flash (PFM) erase operation: erases PFM, if all pages are not write-protected

0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected

0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected

0010 = No operation

0001 = Word program operation: programs word selected by NVMADDR, if it is not write-protected

0000 = No operation

Note 1: This bit is cleared by setting NVMOP == 0000b, and initiating a Flash operation (i.e., WR).

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	W-0 W-0							
31:24				NVMKE	Y<31:24>			
22.46	W-0 W-0							
23:16				NVMKE	Y<23:16>			
45.0	W-0 W-0							
15:8				NVMK	EY<15:8>			
7.0	W-0 W-0							
7:0				NVMK	EY<7:0>	_		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note 1: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0						
31:24				NVMADI	DR<31:24>			
22.40	R/W-0	R/W-0						
23:16				NVMADI	DR<23:16>			
45.0	R/W-0	R/W-0						
15:8				NVMAD	DR<15:8>			
7:0	R/W-0	R/W-0						
7:0				NVMAD	DR<7:0>	_	25/17/9/1 R/W-0 R/W-0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMADDR<31:0>: Flash Address bits

Bulk/Chip/PFM Erase: Address is ignored.
Page Erase: Address identifies the page to erase.
Row Program: Address identifies the row to program.
Word Program: Address identifies the word to program.

REGISTER 5-4: NVMDATA: FLASH PROGRAM DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				NVMDA ⁻	TA<31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				NVMDA [*]	TA<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				NVMDA	TA<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				NVMD	ATA<7:0>		25/17/9/1 R/W-0 R/W-0 R/W-0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMDATA<31:0>: Flash Programming Data bits

Note 1: The bits in this register are only reset by a Power-on Reset (POR).

REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0 R/W-0							
31:24				NVMSRCA	DDR<31:24>	>		
00:40	R/W-0 R/W-0							
23:16				NVMSRCA	DDR<23:16>	>		
45.0	R/W-0 R/W-0							
15:8				NVMSRCA	ADDR<15:8>			
7.0	R/W-0 R/W-0							
7:0				NVMSRC	ADDR<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

6.0 RESETS

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS60001118) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

· POR: Power-on Reset

MCLR: Master Clear Reset pin

· SWR: Software Reset

· WDTR: Watchdog Timer Reset


· BOR: Brown-out Reset

· CMR: Configuration Mismatch Reset

· HVDR: High Voltage Detect Reset

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



6.1 Control Registers

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5			Bit 24/16/8/0		
31:24	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	HVDR	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
15.6	_	_	_	_	_	_	CMR	VREGS
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR	-	WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

Legend: HS = Set by hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29 HVDR: High Voltage Detect Reset Flag bit

1 = High Voltage Detect (HVD) Reset has occurred

0 = HVD Reset has not occurred

bit 28-10 Unimplemented: Read as '0'

bit 9 CMR: Configuration Mismatch Reset Flag bit

1 = Configuration mismatch Reset has occurred

0 = Configuration mismatch Reset has not occurred

bit 8 VREGS: Voltage Regulator Standby Enable bit

1 = Regulator is enabled and is on during Sleep mode

0 = Regulator is disabled and is off during Sleep mode

bit 7 **EXTR:** External Reset (MCLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

0 = Master Clear (pin) Reset has not occurred

bit 6 SWR: Software Reset Flag bit

1 = Software Reset was executed

0 = Software Reset as not executed

bit 5 Unimplemented: Read as '0'

bit 4 WDTO: Watchdog Timer Time-out Flag bit

1 = WDT Time-out has occurred

0 = WDT Time-out has not occurred

bit 3 SLEEP: Wake From Sleep Flag bit

1 = Device was in Sleep mode

0 = Device was not in Sleep mode

bit 2 IDLE: Wake From Idle Flag bit

1 = Device was in Idle mode

0 = Device was not in Idle mode

bit 1 **BOR:** Brown-out Reset Flag bit⁽¹⁾

1 = Brown-out Reset has occurred

0 = Brown-out Reset has not occurred

bit 0 **POR:** Power-on Reset Flag bit⁽¹⁾

1 = Power-on Reset has occurred

0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view next detection.

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0						
31:24	ı	_	I	ı	_	I	1	_
23:16	U-0	U-0						
23.10	ı	_	I	ı	_	I	1	_
15:8	U-0	U-0						
15.6	_	_	_	_	_	_	_	_
7:0	U-0	W-0, HC						
7.0	_	_	_	_	_	_	U-0 U-0 U-0 U-0 U-0 —	SWRST ⁽¹⁾

Legend: HC = Cleared by hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 **SWRST:** Software Reset Trigger bit⁽¹⁾

1 = Enable software Reset event

0 = No effect

Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to **Section**

6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

NOTES:

7.0 INTERRUPT CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS60001108) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX330/350/370/430/450/470 devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX330/350/370/430/450/470 interrupt module includes the following features:

- · Up to 76 interrupt sources
- · Up to 46 interrupt vectors
- · Single and multi-vector mode operations
- Five external interrupts with edge polarity control
- · Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Dedicated shadow set configurable for any priority level (see the FSRSSEL<2:0> bits (DEVCFG3<18:16>) in 27.0 "Special Features" for more information)
- · Software can generate any interrupt
- User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

FIGURE 7-1: INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM




TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION

Interrupt Source ⁽¹⁾	IRQ#	Vector		Interru	upt Bit Location		Persistent
Interrupt Source.	IKQ#	#	Flag	Enable	Priority	Sub-priority	Interrupt
	•	Highe	st Natural Or	der Priority	<u> </u>	<u> </u>	
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
INT0 – External Interrupt	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
IC1E – Input Capture 1 Error	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	Yes
IC1 – Input Capture 1	6	5	IFS0<6>	IEC0<6>	IPC1<12:10>	IPC1<9:8>	Yes
OC1 – Output Compare 1	7	6	IFS0<7>	IEC0<7>	IPC1<20:18>	IPC1<17:16>	No
INT1 – External Interrupt 1	8	7	IFS0<8>	IEC0<8>	IPC1<28:26>	IPC1<25:24>	No
T2 – Timer2	9	8	IFS0<9>	IEC0<9>	IPC2<4:2>	IPC2<1:0>	No
IC2E – Input Capture 2	10	9	IFS0<10>	IEC0<10>	IPC2<12:10>	IPC2<9:8>	Yes
IC2 – Input Capture 2	11	9	IFS0<11>	IEC0<11>	IPC2<12:10>	IPC2<9:8>	Yes
OC2 – Output Compare 2	12	10	IFS0<12>	IEC0<12>	IPC2<20:18>	IPC2<17:16>	No
INT2 – External Interrupt 2	13	11	IFS0<13>	IEC0<13>	IPC2<28:26>	IPC2<25:24>	No
T3 – Timer3	14	12	IFS0<14>	IEC0<14>	IPC3<4:2>	IPC3<1:0>	No
IC3E – Input Capture 3	15	13	IFS0<15>	IEC0<15>	IPC3<12:10>	IPC3<9:8>	Yes
IC3 – Input Capture 3	16	13	IFS0<16>	IEC0<16>	IPC3<12:10>	IPC3<9:8>	Yes
OC3 – Output Compare 3	17	14	IFS0<17>	IEC0<17>	IPC3<20:18>	IPC3<17:16>	No
INT3 – External Interrupt 3	18	15	IFS0<18>	IEC0<18>	IPC3<28:26>	IPC3<25:24>	No
T4 – Timer4	19	16	IFS0<19>	IEC0<19>	IPC4<4:2>	IPC4<1:0>	No
IC4E – Input Capture 4 Error	20	17	IFS0<20>	IEC0<20>	IPC4<12:10>	IPC4<9:8>	Yes
IC4 – Input Capture 4	21	17	IFS0<21>	IEC0<21>	IPC4<12:10>	IPC4<9:8>	Yes
OC4 – Output Compare 4	22	18	IFS0<22>	IEC0<22>	IPC4<20:18>	IPC4<17:16>	No
INT4 – External Interrupt 4	23	19	IFS0<23>	IEC0<23>	IPC4<28:26>	IPC4<25:24>	No
T5 – Timer5	24	20	IFS0<24>	IEC0<24>	IPC5<4:2>	IPC5<1:0>	No
IC5E – Input Capture 5 Error	25	21	IFS0<25>	IEC0<25>	IPC5<12:10>	IPC5<9:8>	Yes
IC5 – Input Capture 5	26	21	IFS0<26>	IEC0<26>	IPC5<12:10>	IPC5<9:8>	Yes
OC5 – Output Compare 5	27	22	IFS0<27>	IEC0<27>	IPC5<20:18>	IPC5<17:16>	No
AD1 – ADC1 Convert done	28	23	IFS0<28>	IEC0<28>	IPC5<28:26>	IPC5<25:24>	Yes
FSCM – Fail-Safe Clock Monitor	29	24	IFS0<29>	IEC0<29>	IPC6<4:2>	IPC6<1:0>	No
RTCC - Real-Time Clock and Calendar	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>	No
FCE – Flash Control Event	31	26	IFS0<31>	IEC0<31>	IPC6<20:18>	IPC6<17:16>	No
CMP1 – Comparator Interrupt	32	27	IFS1<0>	IEC1<0>	IPC6<28:26>	IPC6<25:24>	No
CMP2 – Comparator Interrupt	33	28	IFS1<1>	IEC1<1>	IPC7<4:2>	IPC7<1:0>	No
USB – USB Interrupts	34	29	IFS1<2>	IEC1<2>	IPC7<12:10>	IPC7<9:8>	Yes
SPI1E – SPI1 Fault	35	30	IFS1<3>	IEC1<3>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1RX – SPI1 Receive Done	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1TX – SPI1 Transfer Done	37	30	IFS1<5>	IEC1<5>	IPC7<20:18>	IPC7<17:16>	Yes
U1E – UART1 Fault	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>	Yes
U1RX – UART1 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>	Yes
U1TX – UART1 Transfer Done	40	31	IFS1<8>	IEC1<8>	IPC7<28:26>	IPC7<25:24>	Yes
I2C1B – I2C1 Bus Collision Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1S - I2C1 Slave Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1M – I2C1 Master Event	43	32	IFS1<11>	IEC1<11>	IPC8<4:2>	IPC8<1:0>	Yes
CNA – PORTA Input Change Interrupt	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Just 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IDO #	Vector			upt Bit Location	•	Persistent		
Interrupt Source ⁽¹⁾	IRQ#	#	Flag	Enable	Priority	Sub-priority	Interrupt		
CNB – PORTB Input Change Interrupt	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>	Yes		
CNC – PORTC Input Change Interrupt	46	33	IFS1<14>	IEC1<14>	IPC8<12:10>	IPC8<9:8>	Yes		
CND – PORTD Input Change Interrupt	47	33	IFS1<15>	IEC1<15>	IPC8<12:10>	IPC8<9:8>	Yes		
CNE – PORTE Input Change Interrupt	48	33	IFS1<16>	IEC1<16>	IPC8<12:10>	IPC8<9:8>	Yes		
CNF – PORTF Input Change Interrupt	49	33	IFS1<17>	IEC1<17>	IPC8<12:10>	IPC8<9:8>	Yes		
CNG – PORTG Input Change Interrupt	50	33	IFS1<18>	IEC1<18>	IPC8<12:10>	IPC8<9:8>	Yes		
PMP – Parallel Master Port	51	34	IFS1<19>	IEC1<19>	IPC8<20:18>	IPC8<17:16>	Yes		
PMPE – Parallel Master Port Error	52	34	IFS1<20>	IEC1<20>	IPC8<20:18>	IPC8<17:16>	Yes		
SPI2E - SPI2 Fault	53	35	IFS1<21>	IEC1<21>	IPC8<28:26>	IPC8<25:24>	Yes		
SPI2RX – SPI2 Receive Done	54	35	IFS1<22>	IEC1<22>	IPC8<28:26>	IPC8<25:24>	Yes		
SPI2TX – SPI2 Transfer Done	55	35	IFS1<23>	IEC1<23>	IPC8<28:26>	IPC8<25:24>	Yes		
U2E – UART2 Error	56	36	IFS1<24>	IEC1<24>	IPC9<4:2>	IPC9<1:0>	Yes		
U2RX – UART2 Receiver	57	36	IFS1<25>	IEC1<25>	IPC9<4:2>	IPC9<1:0>	Yes		
U2TX – UART2 Transmitter	58	36	IFS1<26>	IEC1<26>	IPC9<4:2>	IPC9<1:0>	Yes		
I2C2B – I2C2 Bus Collision Event	59	37	IFS1<27>	IEC1<27>	IPC9<12:10>	IPC9<9:8>	Yes		
I2C2S – I2C2 Slave Event	60	37	IFS1<28>	IEC1<28>	IPC9<12:10>	IPC9<9:8>	Yes		
I2C2M – I2C2 Master Event	61	37	IFS1<29>	IEC1<29>	IPC9<12:10>	IPC9<9:8>	Yes		
U3E – UART3 Error	62	38	IFS1<30>	IEC1<30>	IPC9<20:18>	IPC9<17:16>	Yes		
U3RX – UART3 Receiver	63	38	IFS1<31>	IEC1<31>	IPC9<20:18>	IPC9<17:16>	Yes		
U3TX – UART3 Transmitter	64	38	IFS2<0>	IEC2<0>	IPC9<20:18>	IPC9<17:16>	Yes		
U4E – UART4 Error	65	39	IFS2<1>	IEC2<1>	IPC9<28:26>	IPC9<25:24>	Yes		
U4RX – UART4 Receiver	66	39	IFS2<2>	IEC2<2>	IPC9<28:26>	IPC9<25:24>	Yes		
U4TX – UART4 Transmitter	67	39	IFS2<3>	IEC2<3>	IPC9<28:26>	IPC9<25:24>	Yes		
U5E – UART5 Error	68	40	IFS2<4>	IEC2<4>	IPC10<4:2>	IPC10<1:0>	Yes		
U5RX – UART5 Receiver	69	40	IFS2<5>	IEC2<5>	IPC10<4:2>	IPC10<1:0>	Yes		
U5TX – UART5 Transmitter	70	40	IFS2<6>	IEC2<6>	IPC10<4:2>	IPC10<1:0>	Yes		
CTMU - CTMU Event	71	41	IFS2<7>	IEC2<7>	IPC10<12:10>	IPC10<9:8>	Yes		
DMA0 – DMA Channel 0	72	42	IFS2<8>	IEC2<8>	IPC10<20:18>	IPC10<17:16>	Yes		
DMA1 – DMA Channel 1	73	43	IFS2<9>	IEC2<9>	IPC10<28:26>	IPC10<25:24>	Yes		
DMA2 – DMA Channel 2	74	44	IFS2<10>	IEC2<10>	IPC11<4:2>	IPC11<1:0>	Yes		
DMA3 – DMA Channel 3 75 45 IFS2<11> IEC2<11> IPC11<12:10> IPC11<9:8> Yes									
		Lowe	st Natural Or	der Priority					

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the list of available peripherals.

7.1 Interrupts Control Registers

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24	_		_	_		_	_	_
23:16	U-0	U-0	U-0 U-0 U-0 U-0	R/W-0				
23.10	_	_	_	_	_	_	_	SS0
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	MVEC	_		TPC<2:0>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	25/17/9/1 U-0 U-0 U-0 R/W-0	R/W-0
7:0	<u> </u>	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 Unimplemented: Read as '0'

bit 16 SS0: Single Vector Shadow Register Set bit

1 = Single vector is presented with a shadow register set

0 = Single vector is not presented with a shadow register set

bit 15-13 Unimplemented: Read as '0'

bit 12 MVEC: Multi Vector Configuration bit

1 = Interrupt controller configured for multi vectored mode

0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits

111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer

110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer

101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer

100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer

011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer

010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer

001 = Interrupts of group priority 1 start the Interrupt Proximity timer

000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 3 **INT3EP:** External Interrupt 3 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 2 **INT2EP:** External Interrupt 2 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 0 INT0EP: External Interrupt 0 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	-		I	-	1	_		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_		_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_	_	SRIPL<2:0> ⁽¹⁾		
7:0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	VEC<5:0> ⁽¹⁾					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-8 SRIPL<2:0>: Requested Priority Level bits(1)

000-111 = The priority level of the latest interrupt presented to the CPU

bit 7-6 **Unimplemented:** Read as '0' bit 5-0 **VEC<5:0>:** Interrupt Vector bits⁽¹⁾

00000-11111 = The interrupt vector that is presented to the CPU

Note 1: This value should only be used when the interrupt controller is configured for Single Vector mode.

REGISTER 7-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0 R/W-0									
31:24	IPTMR<31:24>									
00.40	R/W-0 R/W-0									
23:16	IPTMR<23:16>									
15:8	R/W-0 R/W-0									
	IPTMR<15:8>									
7:0	R/W-0 R/W-0									
		IPTMR<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 IPTMR<31:0>: Interrupt Proximity Timer Reload bits

Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0 R/W-0							
	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
22:46	R/W-0 R/W-0							
23:16	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
15:8	R/W-0 R/W-0							
	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS9	IFS8
7:0	R/W-0 R/W-0							
	IFS7	IFS6	IFS5	IFS4	IFS3	IFS2	IFS1	IFS0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 IFS31-IFS0: Interrupt Flag Status bits

1 = Interrupt request has occurred

0 = No interrupt request has occurred

Note 1: This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0 R/W-0							
	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
23:16	R/W-0 R/W-0							
	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
15:8	R/W-0 R/W-0							
	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC9	IEC8
7:0	R/W-0 R/W-0							
	IEC7	IEC6	IEC5	IEC4	IEC3	IEC2	IEC1	IEC0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 IEC31-IEC0: Interrupt Enable bits

1 = Interrupt is enabled0 = Interrupt is disabled

Note 1: This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		_		IP3<2:0>			IS3<1:0>	
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10			_	IP2<2:0>			IS2<1:0>	
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	_	_	_	IP1<2:0>			IS1<1:0>	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	_		IP0<2:0>		IS0<	1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-26 IP3<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 IS3<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpiority is 0

bit 23-21 Unimplemented: Read as '0'

bit 20-18 IP2<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 IS2<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 Unimplemented: Read as '0'

bit 12-10 IP1<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

Note 1: This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 9-8
           IS1<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
          00 = Interrupt subpriority is 0
bit 7-5
           Unimplemented: Read as '0'
bit 4-2
           IP0<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 1-0
           IS0<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
```

Note 1: This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit definitions.

8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes features of the PIC32MX330/350/370/ 430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual", which is available from the Microchip web (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX330/350/370/430/450/470 oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- · Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.




FIGURE 8-1: PIC32MX330/350/370/430/450/470 FAMILY CLOCK DIAGRAM

- Refer to Section 6. "Oscillator Configuration" (DS60001112) in the "PIC32 Family Reference Manual" for help in determining the best oscillator components.
- PBCLK out is available on the OSC2 pin in certain clock modes.
- USB PLL is available on PIC32MX4XX devices only.

8.1 Control Registers

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1	
31:24	_	_	Р	LLODIV<2:0	DDIV<2:0> FRCDIV<2:0>				
22:46	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	
23:16	_	SOSCRDY	PBDIVRDY	PBDIV	/<1:0>	Р	LLMULT<2:0>	•	
15:0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y	
15:8	_		COSC<2:0>		_	NOSC<2:0>			
7:0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0	
	CLKLOCK	ULOCK ⁽¹⁾	SLOCK	SLPEN	CF	UFRCEN ⁽¹⁾	SOSCEN	OSWEN	

Legend: y = Value set from Configuration bits on POR

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-27 PLLODIV<2:0>: Output Divider for PLL

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2

000 = PLL output divided by 1

bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

111 = FRC divided by 256

110 = FRC divided by 64

101 = FRC divided by 32

100 = FRC divided by 16

011 = FRC divided by 8

010 = FRC divided by 4

001 = FRC divided by 2 (default setting)

000 = FRC divided by 1

bit 23 Unimplemented: Read as '0'

bit 22 SOSCRDY: Secondary Oscillator (Sosc) Ready Indicator bit

1 = Indicates that the Secondary Oscillator is running and is stable

0 = Secondary Oscillator is still warming up or is turned off

bit 21 PBDIVRDY: Peripheral Bus Clock (PBCLK) Divisor Ready bit

1 = PBDIV<1:0> bits can be written

0 = PBDIV<1:0> bits cannot be written

bit 20-19 PBDIV<1:0>: Peripheral Bus Clock (PBCLK) Divisor bits

11 = PBCLK is SYSCLK divided by 8 (default)

10 = PBCLK is SYSCLK divided by 4

01 = PBCLK is SYSCLK divided by 2

00 = PBCLK is SYSCLK divided by 1

Note 1: This bit is available on PIC32MX4XX devices only.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the

"PIC32 Family Reference Manual" for details.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED) bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits 111 = Clock is multiplied by 24 110 = Clock is multiplied by 21 101 = Clock is multiplied by 20 100 = Clock is multiplied by 19 011 = Clock is multiplied by 18 010 = Clock is multiplied by 17 001 = Clock is multiplied by 16 000 = Clock is multiplied by 15 bit 15 Unimplemented: Read as '0' bit 14-12 COSC<2:0>: Current Oscillator Selection bits 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits 110 = Internal Fast RC (FRC) Oscillator divided by 16 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (Posc) (XT, HS or EC) 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Internal Fast RC (FRC) Oscillator bit 11 Unimplemented: Read as '0' bit 10-8 NOSC<2:0>: New Oscillator Selection bits 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits 110 = Internal Fast RC Oscillator (FRC) divided by 16 101 = Internal Low-Power RC (LPRC) Oscillator 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL) 010 = Primary Oscillator (XT, HS or EC) 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL) 000 = Internal Fast Internal RC Oscillator (FRC) On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>). bit 7 **CLKLOCK:** Clock Selection Lock Enable bit If clock switching and monitoring is disabled (FCKSM<1:0> = 1x): 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified If clock switching and monitoring is enabled (FCKSM<1:0> = 0x): Clock and PLL selections are never locked and may be modified. **ULOCK:** USB PLL Lock Status bit (1) bit 6 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled SLOCK: PLL Lock Status bit bit 5 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled **SLPEN:** Sleep Mode Enable bit bit 4 1 = Device will enter Sleep mode when a WAIT instruction is executed 0 = Device will enter Idle mode when a WAIT instruction is executed Note 1: This bit is available on PIC32MX4XX devices only.

Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the

"PIC32 Family Reference Manual" for details.

Note:

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

1 = FSCM has detected a clock failure

0 = No clock failure has been detected

bit 2 UFRCEN: USB FRC Clock Enable bit (1)

1 = Enable FRC as the clock source for the USB clock source

0 = Use the Primary Oscillator or USB PLL as the USB clock source

bit 1 SOSCEN: Secondary Oscillator (Sosc) Enable bit

1 = Enable Secondary Oscillator

0 = Disable Secondary Oscillator

bit 0 OSWEN: Oscillator Switch Enable bit

1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits

0 = Oscillator switch is complete

Note 1: This bit is available on PIC32MX4XX devices only.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.40	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	-	-	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_			TUN<	5:0> ⁽¹⁾		

```
Legend:y = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown
```

```
bit 31-6 Unimplemented: Read as '0'
bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits(1)

100000 = Center frequency -12.5%

100001 =

111111 =
000000 = Center frequency. Oscillator runs at minimal frequency (8 MHz)
000001 =

0
11110 =
011111 = Center frequency +12.5%
```

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized, nor tested.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	_	RODIV<14:8> ⁽³⁾								
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	RODIV<7:0> ⁽³⁾									
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC		
15:8	ON	_	SIDL	OE	RSLP ⁽²⁾	_	DIVSWEN	ACTIVE		
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	_	_	_	_		ROSEL	.<3:0> ⁽¹⁾			

Legend:HC = Hardware ClearableHS = Hardware SettableR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-16 RODIV<14:0>: Reference Clock Divider bits(1)

This value selects the Reference Clock Divider bits. See Figure 8-1 for more information.

bit 15 ON: Output Enable bit

1 = Reference Oscillator Module enabled

0 = Reference Oscillator Module disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Peripheral Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **OE:** Reference Clock Output Enable bit

1 = Reference clock is driven out on REFCLKO pin

0 = Reference clock is not driven out on REFCLKO pin

bit 11 RSLP: Reference Oscillator Module Run in Sleep bit (2)

1 = Reference Oscillator Module output continues to run in Sleep

0 = Reference Oscillator Module output is disabled in Sleep

bit 10 Unimplemented: Read as '0'

bit 9 **DIVSWEN:** Divider Switch Enable bit

1 = Divider switch is in progress

0 = Divider switch is complete

bit 8 ACTIVE: Reference Clock Request Status bit

1 = Reference clock request is active

0 = Reference clock request is not active

bit 7-4 **Unimplemented:** Read as '0'

Note 1: The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.

2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.

3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED) **REGISTER 8-3:**

ROSEL<3:0>: Reference Clock Source Select bits(1) bit 3-0

```
1111 = Reserved; do not use
```

1001 = Reserved; do not use

1000 = REFCLKI

0111 = System PLL output

0110 = USB PLL output

0101 = Sosc

0100 = LPRC

0011 **= FRC**

0010 = Posc

0001 = PBCLK

0000 = SYSCLK

- Note 1: The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

REGISTER 8-4: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0 R/W-0							
31:24				ROTRI	Л<8:1>			
22.46	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	ROTRIM<0>	-	-	_	_	-	_	_
15:8	U-0 U-0							
15.8	_	_	_	_	_	_	_	_
7:0	U-0 U-0							
	_	_	_	_	_	_	_	

Legend:y = Value set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

111111111 = 511/512 divisor added to RODIV value 1111111110 = 510/512 divisor added to RODIV value

•

-

100000000 = 256/512 divisor added to RODIV value

•

•

000000010 = 2/512 divisor added to RODIV value 000000001 = 1/512 divisor added to RODIV value 0000000000 = 0/512 divisor added to RODIV value

bit 22-0 Unimplemented: Read as '0'

Note 1: While the ON bit (REFOCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

NOTES:

9.0 PREFETCH CACHE

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS60001119) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

9.1 Features

- · 16 fully associative lockable cache lines
- 16-byte cache lines
- · Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- · Pseudo LRU replacement policy
- · All cache lines are software writable
- 16-byte parallel memory fetch
- · Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 9-1.

FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM



9.2 Control Registers

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24		_	_	_	_	_	_	_
22.46	U-0 R/W-0							
23:16	_	_	_	_	_	_	_	CHECOH
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	_	_	_	_	DCSZ	'<1:0>
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7:0	_	_	PREFE	N<1:0>	_	PFMWS<2:0>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 Unimplemented: Write '0'; ignore read

bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit

1 = Invalidate all data and instruction lines

0 = Invalidate all data lnes and instruction lines that are not locked

bit 15-10 Unimplemented: Write '0'; ignore read

bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits

11 = Enable data caching with a size of 4 Lines

10 = Enable data caching with a size of 2 Lines

01 = Enable data caching with a size of 1 Line

00 = Disable data caching

Changing these bits induce all lines to be reinitialized to the "invalid" state.

bit 7-6 Unimplemented: Write '0'; ignore read

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

11 = Enable predictive prefetch for both cacheable and non-cacheable regions

10 = Enable predictive prefetch for non-cacheable regions only

01 = Enable predictive prefetch for cacheable regions only

00 = Disable predictive prefetch

bit 3 **Unimplemented:** Write '0'; ignore read

bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSLK Wait States bits

111 = Seven Wait states

110 = Six Wait states

101 = Five Wait states

100 = Four Wait states

011 = Three Wait states

010 = Two Wait states

001 = One Wait state

000 = Zero Wait state

REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	CHEWEN		_	_	_	-	_	_		
23:16	U-0 U-0									
23.10	1	1	-	1		1	1	_		
15:8	U-0 U-0									
13.6	_	1	-	-	1	1	-	_		
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0						CHEID				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

1 = The cache line selected by CHEIDX<3:0> is writeable

0 = The cache line selected by CHEIDX<3:0> is not writeable

bit 30-4 Unimplemented: Write '0'; ignore read

bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

REGISTER 9-3: CHETAG: CACHE TAG REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	LTAGBOOT	_	_	_	_	_	_	_
23:16	R/W-x R/W-x							
23.10				LTAG<1	9:12>		R/W-X	
15:8	R/W-x R/W-x							
13.6	5:8 LTAG<11:4>							
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1	U-0
		LTAG<	<3:0>		LVALID	LLOCK	LTYPE	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 LTAGBOOT: Line TAG Address Boot bit

1 = The line is in the 0x1D000000 (physical) area of memory

0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 Unimplemented: Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line TAG Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

1 = The line is valid and is compared to the physical address for hit detection

0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 **LLOCK:** Line Lock bit

1 = The line is locked and will not be replaced

0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

1 = The line caches instruction words

0 = The line caches data words

bit 0 Unimplemented: Write '0'; ignore read

REGISTER 9-4: CHEMSK: CACHE TAG MASK REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	-	_	-	_	_	-	_	-
23:16	U-0 U-0							
23.10	-	_	-	_	_	-	_	_
15:8	R/W-0 R/W-0							
15.6				LMASK<	<10:3>			
7:0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
7:0	ı	_MASK<2:0>		_	_	_	_	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Write '0'; ignore read

bit 15-5 LMASK<10:0>: Line Mask bits

- 1 = Enables mask logic to force a match on the corresponding bit position in LTAG<19:0> bits (CHETAG<23:4>) and the physical address.
- 0 = Only writeable for values of CHEIDX<3:0> bits (CHEACC<3:0>) equal to 0x0A and 0x0B. Disables mask logic.

bit 4-0 Unimplemented: Write '0'; ignore read

REGISTER 9-5: CHEW0: CACHE WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R/W-x	R/W-x										
31.24				CHEW0<	:31:24>		/2 25/17/9/1 24/16/8/0					
22:16	R/W-x	R/W-x										
23:16	CHEW0<23:16>											
45.0	R/W-x	R/W-x										
15:8	CHEW0<15:8>											
7:0	R/W-x	R/W-x										
7:0				CHEW0	<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 9-6: CHEW1: CACHE WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	R/W-x R/W-x										
31:24				CHEW1<	:31:24>			24/16/8/0			
23:16	R/W-x R/W-x										
23.10	CHEW1<23:16>										
15.0	R/W-x R/W-x										
15:8	CHEW1<15:8>										
7:0	R/W-x R/W-x										
7:0				CHEW1	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 9-7: CHEW2: CACHE WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-x R/W-x									
31.24				CHEW2<	31:24>					
22:46	R/W-x R/W-x									
23:16	CHEW2<23:16>									
45.0	R/W-x R/W-x									
15:8	CHEW2<15:8>									
7.0	R/W-x R/W-x									
7:0				CHEW2	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 9-8: CHEW3: CACHE WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x R/W-x									
31:24				CHEW3<	:31:24>					
00:40	R/W-x R/W-x									
23:16	CHEW3<23:16>									
45.0	R/W-x R/W-x									
15:8	CHEW3<15:8>									
7.0	R/W-x R/W-x									
7:0				CHEW3	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Note: This register is a window into the cache data array and is readable only if the device is not code-protected.

REGISTER 9-9: CHELRU: CACHE LRU REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 R-0							
31.24	_	_	_	_	_	_	_	CHELRU<24>
23:16	R-0 R-0							
23.10				CHELRI	J<23:16>			
15:8	R-0 R-0							
15.6				CHELR	U<15:8>			
7:0	R-0 R-0							
7.0				CHELF	RU<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Write '0'; ignore read

bit 24-0 CHELRU<24:0>: Cache Least Recently Used State Encoding bits

Indicates the pseudo-LRU state of the cache.

REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x R/W-x							
31:24				CHEHIT<	:31:24>			
22:46	R/W-x R/W-x							
23:16				CHEHIT<	:23:16>			
15.0	R/W-x R/W-x							
15:8				CHEHIT	<15:8>			
7:0	R/W-x R/W-x							
7:0				CHEHIT	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

REGISTER 9-11: CHEMIS: CACHE MISS STATISTICS REGISTER

Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CHEMIS<	:31:24>			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CHEMIS<	:23:16>			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CHEMIS	<15:8>			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			CHEMIS	5<7:0>			
	31/23/15/7 R/W-x R/W-x	31/23/15/7 30/22/14/6 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x	31/23/15/7 30/22/14/6 29/21/13/5 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 R/W-x R/W-x R/W-x R/W-x CHEMIS R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 R/W-x R/W-x R/W-x R/W-x R/W-x CHEMIS<31:24> R/W-x R/W-x R/W-x R/W-x CHEMIS<23:16> R/W-x R/W-x R/W-x R/W-x CHEMIS<15:8>	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x CHEMIS<31:24> R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x	31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 R/W-x R/W-x

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

REGISTER 9-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x R/W-x							
31:24				CHEPFAB	Γ<31:24>			
23:16	R/W-x R/W-x							
23.10				CHEPFAB	Γ<23:16>			
15:8	R/W-x R/W-x							
15.6				CHEPFAB	T<15:8>			
7:0	R/W-x R/W-x							
7:0				CHEPFAE	3T<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

NOTES:

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS60001117) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers

- · Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt)
 DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 10-1: DMA BLOCK DIAGRAM



10.1 Control Registers

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_	_	_	_	_	_	_
00:40	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	SUSPEND	DMABUSY	_	_	_
7.0	U-0 U-0							
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** DMA On bit⁽¹⁾

1 = DMA module is enabled0 = DMA module is disabledbit 14-13 Unimplemented: Read as '0'

bit 12 SUSPEND: DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 **DMABUSY:** DMA Module Busy bit⁽⁴⁾

1 = DMA module is active

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	-	_	-	_	_		_	_
22.46	U-0 U-0							
23:16		_	-	_	_	_	_	_
15:8	U-0 U-0							
13.6		_	-	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
7:0		_		_	RDWR		U-0 —	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0' bit 3 **RDWR:** Read/Write Status bit

1 = Last DMA bus access was a read0 = Last DMA bus access was a write

bit 2-0 DMACH<2:0>: DMA Channel bits

These bits contain the value of the most recent active DMA channel.

REGISTER 10-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0 R-0							
31.24				DMAADDF	R<31:24>			
22:40	R-0 R-0							
23:16				DMAADDF	R<23:16>			
45.0	R-0 R-0							
15:8				DMAADDI	R<15:8>			
7:0	R-0 R-0							
7:0				DMAADD	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	_	_	BYTO	>1:0>	WBO ⁽¹⁾	_	-	BITO
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	_	_	-	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP	_	_	(CRCCH<2:0>	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits

- 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
- 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
- 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
- 00 = No swapping (i.e., source byte order)
- bit 27 **WBO:** CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 BITO: CRC Bit Order Selection bit (4)

When CRCTYP (DCRCCON<15>) = $\underline{1}$ (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)
- bit 23-13 Unimplemented: Read as '0'
- bit 12-8 **PLEN<4:0>:** Polynomial Length bits⁽¹⁾

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

These bits are unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial – 1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit⁽¹⁾
 - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
 - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
 - 1 = The CRC module will calculate an IP header checksum
 - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 **Unimplemented:** Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
 - 111 = CRC is assigned to Channel 7
 - 110 = CRC is assigned to Channel 6
 - 101 = CRC is assigned to Channel 5
 - 100 = CRC is assigned to Channel 4
 - 011 = CRC is assigned to Channel 3
 - 010 = CRC is assigned to Channel 2
 - 001 = CRC is assigned to Channel 1
 - 000 = CRC is assigned to Channel 0
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0 R/W-0								
31.24				DCRCDATA	A<31:24>				
22:46	R/W-0 R/W-0								
23:16				DCRCDATA	A<23:16>				
45.0	R/W-0 R/W-0								
15:8	DCRCDATA<15:8>								
7:0	R/W-0 R/W-0								
7:0				DCRCDA	ΓA<7:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0 R/W-0							
31:24				DCRCXOF	R<31:24>			
00.40	R/W-0 R/W-0							
23:16				DCRCXOF	R<23:16>			
45.0	R/W-0 R/W-0							
15:8				DCRCXO	R<15:8>			
7.0	R/W-0 R/W-0							
7:0				DCRCXO	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

REGISTER 10-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	-	-	_	_	-	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	_	_	_	_	_	_	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	_	CHEDET	CHPF	RI<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 CHBUSY: Channel Busy bit

1 = Channel is active or has been enabled

0 = Channel is inactive or has been disabled

bit 14-9 Unimplemented: Read as '0'

bit 8 **CHCHNS:** Chain Channel Selection bit⁽¹⁾

1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)

0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)

bit 7 CHEN: Channel Enable bit⁽²⁾

1 = Channel is enabled

0 = Channel is disabled

bit 6 CHAED: Channel Allow Events If Disabled bit

1 = Channel start/abort events will be registered, even if the channel is disabled

0 = Channel start/abort events will be ignored if the channel is disabled

bit CHCHN: Channel Chain Enable bit

1 = Allow channel to be chained

0 = Do not allow channel to be chained

bit 4 CHAEN: Channel Automatic Enable bit

1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete

0 = Channel is disabled on block transfer complete

bit 3 Unimplemented: Read as '0'

bit 2 CHEDET: Channel Event Detected bit

1 = An event has been detected

0 = No events have been detected

bit 1-0 CHPRI<1:0>: Channel Priority bits

11 = Channel has priority 3 (highest)

10 = Channel has priority 2

01 = Channel has priority 1

00 = Channel has priority 0

Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).

2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

REGISTER 10-8: DCHxECON: DMA CHANNEL 'x' EVENT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_			_	_
22:46	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16				CHAIRQ<	<7:0> ⁽¹⁾			
15:8	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
15.6				CHSIRQ<	<7:0> ⁽¹⁾			
7:0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7.0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		_	_

Legend:S = Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 CHAIRQ<7:0>: Channel Transfer Abort IRQ bits(1)

11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag

•

.

00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag

bit 15-8 **CHSIRQ<7:0>:** Channel Transfer Start IRQ bits⁽¹⁾

11111111 = Interrupt 255 will initiate a DMA transfer

•

•

00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer

bit 7 CFORCE: DMA Forced Transfer bit

1 = A DMA transfer is forced to begin when this bit is written to a '1'

0 = This bit always reads '0'

bit 6 CABORT: DMA Abort Transfer bit

1 = A DMA transfer is aborted when this bit is written to a '1'

0 = This bit always reads '0'

bit 5 PATEN: Channel Pattern Match Abort Enable bit

1 = Abort transfer and clear CHEN on pattern match

0 = Pattern match is disabled

bit 4 SIRQEN: Channel Start IRQ Enable bit

1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs

0 = Interrupt number CHSIRQ is ignored and does not start a transfer

bit 3 AIRQEN: Channel Abort IRQ Enable bit

1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs

0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer

bit 2-0 Unimplemented: Read as '0'

Note 1: See Table 7-1: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	-	_	-	-	_	_	-	_
00.46	R/W-0 R/W-0							
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0 U-0							
15:8	_	_	_	_	_	_	_	_
7:0	R/W-0 R/W-0							
	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 CHSDIE: Channel Source Done Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 22 CHSHIE: Channel Source Half Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 21 CHDDIE: Channel Destination Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 20 **CHDHIE:** Channel Destination Half Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 19 CHBCIE: Channel Block Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 18 CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 17 CHTAIE: Channel Transfer Abort Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 16 CHERIE: Channel Address Error Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 15-8 Unimplemented: Read as '0'

bit 7 CHSDIF: Channel Source Done Interrupt Flag bit

1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)

0 = No interrupt is pending

bit 6 CHSHIF: Channel Source Half Empty Interrupt Flag bit

1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)

0 = No interrupt is pending

bit 5 CHDDIF: Channel Destination Done Interrupt Flag bit

1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)

0 = No interrupt is pending

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 4 **CHDHIF:** Channel Destination Half Full Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
 - 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
 - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
 - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
 - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
 - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
 - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
 - 1 = A channel address error has been detected Either the source or the destination address is invalid.
 - 0 = No interrupt is pending

REGISTER 10-10: DCHxSSA: DMA CHANNEL 'x' SOURCE START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24-04	R/W-0 R/W-0									
31:24	CHSSA<31:24>									
22:46	R/W-0 R/W-0									
23:16	CHSSA<23:16>									
45.0	R/W-0 R/W-0									
15:8	CHSSA<15:8>									
7:0	R/W-0 R/W-0									
				CHSSA	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits

Channel source start address.

Note: This must be the physical address of the source.

REGISTER 10-11: DCHxDSA: DMA CHANNEL 'x' DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0 R/W-0										
31:24	CHDSA<31:24>										
00.40	R/W-0 R/W-0										
23:16	CHDSA<23:16>										
15.0	R/W-0 R/W-0										
15:8	CHDSA<15:8>										
7:0	R/W-0 R/W-0										
				CHDSA	<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits

Channel destination start address.

Note: This must be the physical address of the destination.

REGISTER 10-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0 U-0									
31.24		_	_	_		_	_	_		
22.46	U-0 U-0									
23:16	_	_	_	_		_	_	_		
45.0	R/W-0 R/W-0									
15:8	CHSSIZ<15:8>									
7:0	R/W-0 R/W-0									
				CHSSIZ	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

1111111111111111 = 65,535 byte source size

:

•

00000000000000010 = 2 byte source size

0000000000000001 = 1 byte source size

0000000000000000 = 65,536 byte source size

REGISTER 10-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04:04	U-0 U-0									
31:24	_	_	_	_	_	_	_	_		
00.46	U-0 U-0									
23:16	_	_	_	_	_	_	_	_		
45.0	R/W-0 R/W-0									
15:8	CHDSIZ<15:8>									
7:0	R/W-0 R/W-0									
				CHDSIZ	<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDSIZ<15:0>: Channel Destination Size bits

111111111111111 = 65,535 byte destination size

•

00000000000000010 = 2 byte destination size

0000000000000001 = 1 byte destination size

0000000000000000 = 65,536 byte destination size

REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0 U-0									
31:24		_	_	_	_	_	_	_		
22:16	U-0 U-0									
23:16	_	_	_	_	_	_	_	_		
45.0	R-0 R-0									
15:8	CHSPTR<15:8>									
7.0	R-0 R-0									
7:0				CHSPTF	R<7:0>					

Legend:

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

0000000000000001 = Points to byte 1 of the source 0000000000000000 = Points to byte 0 of the source

When in Pattern Detect mode, this register is reset on a pattern detect. Note 1:

REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0 U-0									
31.24	_	_	_	_	_	_	_	_		
22:46	U-0 U-0									
23:16	_	_	_	_	_	_	_	-		
45.0	R-0 R-0									
15:8	CHDPTR<15:8>									
7:0	R-0 R-0									
7.0				CHDPTF	R<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

000000000000000 = Points to byte 1 of the destination

0000000000000000 = Points to byte 0 of the destination

REGISTER 10-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0 U-0									
31.24	_	_	_	_	_		_	_		
22.40	U-0 U-0									
23:16	_	_	_	_	_	_	_	_		
45.0	R/W-0 R/W-0									
15:8	CHCSIZ<15:8>									
7:0	R/W-0 R/W-0									
				CHCSIZ	<7:0>		•			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

111111111111111 = 65,535 bytes transferred on an event

•

000000000000001= 1 byte transferred on an event

000000000000000 = 65,536 bytes transferred on an event

REGISTER 10-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0 U-0									
31:24		_		_			_	_		
22.40	U-0 U-0									
23:16		_		_			_	_		
45.0	R-0 R-0									
15:8	CHCPTR<15:8>									
7:0	R-0 R-0									
				CHCPTF	R<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCPTR<7:0>: Channel Cell Progress Pointer bits

111111111111111 = 65,535 bytes have been transferred since the last event

•

Note 1: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	_	_	_	_	_
22.46	U-0 U-0							
23:16	_	_	-	-	_	-	-	_
45.0	U-0 U-0							
15:8	_	_	_	_	_	_	_	_
7:0	R/W-0 R/W-0							
				CHPDAT	Γ<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CHPDAT<7:0>: Channel Data Register bits

Pattern Terminate mode:

Data to be matched must be stored in this register to allow terminate on match.

All other modes:

Unused.

NOTES:

11.0 USB ON-THE-GO (OTG)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB module includes the following features:

- · USB Full-speed support for host and device
- · Low-speed host support
- USB OTG support
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- · Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash

Note:

The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

FIGURE 11-1: PIC32MX430/450/470 USB INTERFACE DIAGRAM USBEN→ FRC Oscillator USB Suspend-8 MHz Typical CPU Clock Not Posc → TUN<5:0>(4) Sleep -Primary Oscillator (Posc) UFIN⁽⁵⁾ PLL Div x Div 2 UFRCEN(3) OSC1 UPLLEN(6) UPLLIDIV(6) USB Suspend To Clock Generator for Core and Peripherals OSC2 (PB Out)⁽¹⁾ Sleep or Idle **USB Module** USB SRP Charge Voltage Bus X Comparators SRP Discharge 48 MHz USB Clock⁽⁷⁾ Full Speed Pull-up D+(2) Registers and Control Interface Host Pull-down SIE Transceiver ow Speed Pull-up D-(2) DMA System RAM Host Pull-down ID Pull-up ID⁽⁸⁾ VBUSON⁽⁸⁾ Vusb3v3 Transceiver Power 3.3V Note 1: PB clock is only available on this pin for select EC modes. 2: Pins can be used as digital inputs when USB is not enabled. 3: This bit field is contained in the OSCCON register. 4: This bit field is contained in the OSCTRM register. 5: USB PLL UFIN requirements: 4 MHz. 6: This bit field is contained in the DEVCFG2 register. A 48 MHz clock is required for proper USB operation. 7:

Preliminary

Pins can be used as GPIO when the USB module is disabled.

11.1 Control Registers

REGISTER 11-1: U10TGIR: USB OTG INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	_	_	_	_	_
23:16	U-0 U-0							
23.10	-	_	_	_	-	_	_	_
15:8	U-0 U-0							
15.6	1		_	_	-	_	_	_
7:0	R/WC-0, HS	U-0	R/WC-0, HS					
	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

-n = Value at POR

bit 7 IDIF: ID State Change Indicator bit

1 = Change in ID state detected0 = No change in ID state detected

bit 6 T1MSECIF: 1 Millisecond Timer bit

1 = 1 millisecond timer has expired

0 = 1 millisecond timer has not expired

bit 5 LSTATEIF: Line State Stable Indicator bit

1 = USB line state has been stable for 1 ms, but different from last time

'1' = Bit is set

0 = USB line state has not been stable for 1 ms

bit 4 ACTVIF: Bus Activity Indicator bit

1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up

0 = Activity has not been detected

bit 3 SESVDIF: Session Valid Change Indicator bit

1 = VBUS voltage has dropped below the session end level

0 = VBUS voltage has not dropped below the session end level

bit 2 SESENDIF: B-Device VBUS Change Indicator bit

1 = A change on the session end input was detected

0 = No change on the session end input was detected

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit

1 = Change on the session valid input detected

0 = No change on the session valid input detected

REGISTER 11-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21:24	U-0 U-0							
31:24	_		-	-	-	-	_	_
23:16	U-0 U-0							
23.10	_		-	-	-	-	_	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 **IDIE:** ID Interrupt Enable bit

1 = ID interrupt enabled0 = ID interrupt disabled

bit 6 T1MSECIE: 1 Millisecond Timer Interrupt Enable bit

1 = 1 millisecond timer interrupt enabled

0 = 1 millisecond timer interrupt disabled

bit 5 LSTATEIE: Line State Interrupt Enable bit

1 = Line state interrupt enabled

0 = Line state interrupt disabled

bit 4 ACTVIE: Bus Activity Interrupt Enable bit

1 = ACTIVITY interrupt enabled

0 = ACTIVITY interrupt disabled

bit 3 **SESVDIE:** Session Valid Interrupt Enable bit

1 = Session valid interrupt enabled

0 = Session valid interrupt disabled

bit 2 **SESENDIE:** B-Session End Interrupt Enable bit

1 = B-session end interrupt enabled

0 = B-session end interrupt disabled

bit 1 Unimplemented: Read as '0'

bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit

1 = A-VBUS valid interrupt enabled

0 = A-VBUS valid interrupt disabled

REGISTER 11-3: U10TGSTAT: USB OTG STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	-	-	-	_	-	-	
23:16	U-0 U-0							
23.10	_	-	-	-	_	-	_	-
15:8	U-0 U-0							
15.0	_	-	-	-	_	-	-	
7.0	R-0	U-0	R-0	U-0	R-0	R-0	U-0	R-0
7:0	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 ID: ID Pin State Indicator bit

1 = No cable is attached or a type B cable has been plugged into the USB receptacle

0 = A "type A" OTG cable has been plugged into the USB receptacle

bit 6 Unimplemented: Read as '0'

bit 5 LSTATE: Line State Stable Indicator bit

1 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has been stable for the previous 1 ms

0 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has not been stable for the previous 1 ms

bit 4 Unimplemented: Read as '0'

bit 3 SESVD: Session Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A or B device

0 = VBUS voltage is below Session Valid on the A or B device

bit 2 SESEND: B-Device Session End Indicator bit

1 = VBUS voltage is below Session Valid on the B device

0 = VBUS voltage is above Session Valid on the B device

bit 1 **Unimplemented:** Read as '0'

bit 0 VBUSVD: A-Device VBUS Valid Indicator bit

1 = VBUS voltage is above Session Valid on the A device

0 = VBUS voltage is below Session Valid on the A device

REGISTER 11-4: U10TGCON: USB OTG CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_		_	_	_	_
23:16	U-0 U-0							
23.10	_	_	_		_	_	_	
15:8	U-0 U-0							
15.6	_	_	_	-	_	_	_	_
7:0	R/W-0 R/W-0							
7:0	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 DPPULUP: D+ Pull-Up Enable bit

1 = D+ data line pull-up resistor is enabled

0 = D+ data line pull-up resistor is disabled

bit 6 DMPULUP: D- Pull-Up Enable bit

1 = D- data line pull-up resistor is enabled

0 = D- data line pull-up resistor is disabled

bit 5 **DPPULDWN:** D+ Pull-Down Enable bit

1 = D+ data line pull-down resistor is enabled

0 = D+ data line pull-down resistor is disabled

bit 4 DMPULDWN: D- Pull-Down Enable bit

1 = D- data line pull-down resistor is enabled

0 = D- data line pull-down resistor is disabled

bit 3 VBUSON: VBUS Power-on bit

1 = VBUS line is powered

0 = VBUS line is not powered

bit 2 OTGEN: OTG Functionality Enable bit

1 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under software control

0 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under USB hardware control

bit 1 VBUSCHG: VBUS Charge Enable bit

1 = VBUS line is charged through a pull-up resistor

0 = VBUS line is not charged through a resistor

bit 0 VBUSDIS: VBUS Discharge Enable bit

1 = VBUS line is discharged through a pull-down resistor

0 = VBUS line is not discharged through a resistor

REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24		_	_	-		_	_	_
23:16	U-0 U-0							
23.10		_	_	-		_	_	_
15:8	U-0 U-0							
15.6		_	_	-		_	_	_
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7:0	UACTPND	_	_	USLPGRD	USBBUSY	_	USUSPEND	USBPWR

Legend:

bit 2

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet

0 = An interrupt is not pending

bit 6-5 Unimplemented: Read as '0'

bit 4 USLPGRD: USB Sleep Entry Guard bit

1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending

0 = USB module does not block Sleep entry

bit 3 **USBBUSY:** USB Module Busy bit⁽¹⁾

1 = USB module is active or disabled, but not ready to be enabled

0 = USB module is not active and is ready to be enabled

Note: When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

1 = USB module is placed in Suspend mode

(The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.)

0 = USB module operates normally

bit 0 USBPWR: USB Operation Enable bit

1 = USB module is turned on

0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	_	_	_	_	_	_		_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾ DETACHIF ⁽⁶⁾

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIF: STALL Handshake Interrupt bit

1 = In Host mode a STALL handshake was received during the handshake phase of the transaction In Device mode a STALL handshake was transmitted during the handshake phase of the transaction

0 = STALL handshake has not been sent

bit 6 ATTACHIF: Peripheral Attach Interrupt bit(1)

1 = Peripheral attachment was detected by the USB module

0 = Peripheral attachment was not detected

bit 5 **RESUMEIF:** Resume Interrupt bit⁽²⁾

1 = K-State is observed on the D+ or D- pin for $2.5 \mu s$

0 = K-State is not observed

bit 4 **IDLEIF:** Idle Detect Interrupt bit

1 = Idle condition detected (constant Idle state of 3 ms or more)

0 = No Idle condition detected

bit 3 TRNIF: Token Processing Complete Interrupt bit (3)

1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information

0 = Processing of current token not complete

bit 2 SOFIF: SOF Token Interrupt bit

1 = SOF token received by the peripheral or the SOF threshold reached by the host

0 = SOF token was not received nor threshold reached

bit 1 **UERRIF:** USB Error Condition Interrupt bit⁽⁴⁾

1 = Unmasked error condition has occurred

0 = Unmasked error condition has not occurred

bit 0 URSTIF: USB Reset Interrupt bit (Device mode)(5)

1 = Valid USB Reset has occurred

0 = No USB Reset has occurred

bit 0 **DETACHIF:** USB Detach Interrupt bit (Host mode)⁽⁶⁾

1 = Peripheral detachment was detected by the USB module

0 = Peripheral detachment was not detected

Note 1: This bit is valid only if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for 2.5 µs, and the current bus state is not SE0.

2: When not in Suspend mode, this interrupt should be disabled.

3: Clearing this bit will cause the STAT FIFO to advance.

4: Only error conditions enabled through the U1EIE register will set this bit.

5: Device mode.

6: Host mode.

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0						
23.10	_	_	_	-	_	_	-	_
15:8	U-0	U-0						
15.6	_	_	_	_	_	_	_	_
	R/W-0	R/W-0						
7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾
	OTALLIL	/ III I/ OF IIL	TREGOIVIEIE	IDEEIE	IIMIL	OOTIL	OLIVIE	DETACHIE ⁽³⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 STALLIE: STALL Handshake Interrupt Enable bit

1 = STALL interrupt enabled0 = STALL interrupt disabled

bit 6 ATTACHIE: ATTACH Interrupt Enable bit

1 = ATTACH interrupt enabled0 = ATTACH interrupt disabled

bit 5 RESUMEIE: RESUME Interrupt Enable bit

1 = RESUME interrupt enabled0 = RESUME interrupt disabled

bit 4 IDLEIE: Idle Detect Interrupt Enable bit

1 = Idle interrupt enabled0 = Idle interrupt disabled

bit 3 TRNIE: Token Processing Complete Interrupt Enable bit

1 = TRNIF interrupt enabled0 = TRNIF interrupt disabled

bit 2 SOFIE: SOF Token Interrupt Enable bit

1 = SOFIF interrupt enabled0 = SOFIF interrupt disabled

bit 1 **UERRIE:** USB Error Interrupt Enable bit⁽¹⁾

1 = USB Error interrupt enabled0 = USB Error interrupt disabled

bit 0 URSTIE: USB Reset Interrupt Enable bit(2)

1 = URSTIF interrupt enabled0 = URSTIF interrupt disabled

DETACHIE: USB Detach Interrupt Enable bit⁽³⁾

1 = DATTCHIF interrupt enabled0 = DATTCHIF interrupt disabled

Note 1: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

2: Device mode.3: Host mode.

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	_	-	-	_	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_		_		-	_	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS
7:0	BTSEF	BMXEF	DMAEF ⁽¹⁾	BTOEF ⁽²⁾	DENIGEE	CRC16EF	CRC5EF ⁽⁴⁾	DIDEE
	DISEF	DIVIAEF	DIVIAEL ,	DIOEL,	DFN8EF	CKCIBER	EOFEF ^(3,5)	PIDEF

Legend:WC = Write '1' to clearHS = Hardware Settable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEF: Bit Stuff Error Flag bit

1 = Packet rejected due to bit stuff error

0 = Packet accepted

bit 6 BMXEF: Bus Matrix Error Flag bit

1 = The base address, of the BDT, or the address of an individual buffer pointed to by a BDT entry, is invalid.

0 = No address error

bit 5 **DMAEF:** DMA Error Flag bit⁽¹⁾

1 = USB DMA error condition detected

0 = No DMA error

bit 4 **BTOEF:** Bus Turnaround Time-Out Error Flag bit⁽²⁾

1 = Bus turnaround time-out has occurred

0 = No bus turnaround time-out

bit 3 **DFN8EF:** Data Field Size Error Flag bit

1 = Data field received is not an integral number of bytes

0 = Data field received is an integral number of bytes

bit 2 CRC16EF: CRC16 Failure Flag bit

1 = Data packet rejected due to CRC16 error

0 = Data packet accepted

- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾

1 = Token packet rejected due to CRC5 error

0 = Token packet accepted
EOFEF: EOF Error Flag bit^(3,5)
1 = EOF error condition detected
0 = No EOF error condition

bit 0 PIDEF: PID Check Failure Flag bit

1 = PID check failed0 = PID check passed

- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21:24	U-0	U-0						
31:24	_	_	_	_	_	_	_	_
22.46	U-0	U-0						
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0						
15.6	_	_	_	_	_	_	_	_
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽¹⁾	PIDEE
	DISEE	DIVIACE	DIVIACE	BIOEE	DEMORE	CROTOEE	EOFEE ⁽²⁾	FIDEE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 BTSEE: Bit Stuff Error Interrupt Enable bit

1 = BTSEF interrupt enabled

0 = BTSEF interrupt disabled

bit 6 BMXEE: Bus Matrix Error Interrupt Enable bit

1 = BMXEF interrupt enabled0 = BMXEF interrupt disabled

bit 5 DMAEE: DMA Error Interrupt Enable bit

1 = DMAEF interrupt enabled0 = DMAEF interrupt disabled

bit 4 BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit

1 = BTOEF interrupt enabled0 = BTOEF interrupt disabled

bit 3 **DFN8EE:** Data Field Size Error Interrupt Enable bit

1 = DFN8EF interrupt enabled0 = DFN8EF interrupt disabled

bit 2 CRC16EE: CRC16 Failure Interrupt Enable bit

1 = CRC16EF interrupt enabled0 = CRC16EF interrupt disabled

bit 1 CRC5EE: CRC5 Host Error Interrupt Enable bit(1)

1 = CRC5EF interrupt enabled0 = CRC5EF interrupt disabled

EOFEE: EOF Error Interrupt Enable bit⁽²⁾

1 = EOF interrupt enabled0 = EOF interrupt disabled

bit 0 PIDEE: PID Check Failure Interrupt Enable bit

1 = PIDEF interrupt enabled0 = PIDEF interrupt disabled

Note 1: Device mode.
2: Host mode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

REGISTER 11-10: U1STAT: USB STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	_	_	_	-	_
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	-	_
15:8	U-0 U-0							
15.0	_	_	_	_	_	_	-	_
7:0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7:0		ENDP ⁻	T<3:0>		DIR	PPBI	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 **ENDPT<3:0>:** Encoded Number of Last Endpoint Activity bits

(Represents the number of the BDT, updated by the last USB transfer.)

1111 = Endpoint 15

1110 = Endpoint 14

•

0001 = Endpoint 1

0000 = Endpoint 0

bit 3 DIR: Last BD Direction Indicator bit

1 = Last transaction was a transmit transfer (TX)

0 = Last transaction was a receive transfer (RX)

bit 2 **PPBI:** Ping-Pong BD Pointer Indicator bit

1 = The last transaction was to the ODD BD bank

0 = The last transaction was to the EVEN BD bank

bit 1-0 Unimplemented: Read as '0'

Note: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when U1IR<TRNIF> is active. Clearing the U1IR<TRNIF> bit advances the FIFO. Data in register is invalid when U1IR<TRNIF> = 0.

REGISTER 11-11: U1CON: USB CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_			_	-		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_			_	1		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	-	_	_
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	JSTATE	QEQ.	PKTDIS ⁽⁴⁾	HEDDET	HOSTEN ⁽²⁾	RESUME ⁽³⁾	DDDDCT	USBEN ⁽⁴⁾
	JOIAIE	SE0	TOKBUSY ^(1,5)	USBRST	HOSTEN-	RESUME	PPBRST	SOFEN ⁽⁵⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

1 = JSTATE detected on the USB

0 = No JSTATE detected

bit 6 SE0: Live Single-Ended Zero flag bit

1 = Single Ended Zero detected on the USB

0 = No Single Ended Zero detected

bit 5 **PKTDIS:** Packet Transfer Disable bit⁽⁴⁾

1 = Token and packet processing disabled (set upon SETUP token received)

0 = Token and packet processing enabled

TOKBUSY: Token Busy Indicator bit (1,5)

1 = Token being executed by the USB module

0 = No token being executed

bit 4 USBRST: Module Reset bit (5)

1 = USB reset generated

0 = USB reset terminated

bit 3 **HOSTEN:** Host Mode Enable bit⁽²⁾

1 = USB host capability enabled

0 = USB host capability disabled

bit 2 RESUME: RESUME Signaling Enable bit (3)

1 = RESUME signaling activated

0 = RESUME signaling disabled

- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

DS60001185B-page 158

REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 PPBRST: Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the EVEN BD banks
 - 0 = Even/Odd buffer pointers not being Reset
- bit 0 USBEN: USB Module Enable bit (4)
 - 1 = USB module and supporting circuitry enabled
 - 0 = USB module and supporting circuitry disabled
 - SOFEN: SOF Enable bit(5)
 - 1 = SOF token sent every 1 ms
 - 0 = SOF token disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - 3: Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_		-		-	-	_
23:16	U-0 U-0							
23.10	_	_		-		-	-	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0 R/W-0							
7:0	LSPDEN			D	EVADDR<6:0	>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPDEN: Low Speed Enable Indicator bit

1 = Next token command to be executed at Low Speed0 = Next token command to be executed at Full Speed

bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	-	-	-	-	_	_
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	_	_
15:8	U-0 U-0							
15.6	_	_	-	-	-	-	_	_
7:0	R-0 R-0							
7.0				FRML	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 FRML<7:0>: The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0 U-0							
31:24	_	_	-	_	_	-	_	_
23:16	U-0 U-0							
23.10	_	_	-	_	_	-	_	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7:0	_	_	_	_	_		FRMH<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2-0 FRMH<2:0>: The Upper 3 bits of the Frame Numbers bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 11-15: U1TOK: USB TOKEN REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		PID<3	3:0> ⁽¹⁾			EP<	3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 PID<3:0>: Token Type Indicator bits⁽¹⁾

0001 = OUT (TX) token type transaction

1001 = IN (RX) token type transaction 1101 = SETUP (TX) token type transaction

Note: All other values are reserved and must not be used.

bit 3-0 EP<3:0>: Token Command Endpoint Address bits

The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

REGISTER 11-16: U1SOF: USB SOF THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	-	-	-	-	_	-
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	_	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	-
7:0	R/W-0 R/W-0							
7:0				CNT	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

01001010 = **64-byte packet**

00101010 = **32**-byte packet

00011010 = 16-byte packet

00010010 = 8-byte packet

REGISTER 11-17: U1BDTP1: USB BDT PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	-	_	_	-	-	-	-	1
23:16	U-0 U-0							
23.10	_	_	_	-	-	_	-	1
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0 U-0							
7.0			В	DTPTRL<15:)>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 BDTPTRL<15:9>: BDT Base Address bits

This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting

location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

REGISTER 11-18: U1BDTP2: USB BDT PAGE 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0 U-0										
31.24	_	_	_	_	_	_	_	_			
23:16	U-0 U-0										
23.10	_	1	1	-	_		-	_			
15:8	U-0 U-0										
13.6	-	1	1	-	_	1	-	_			
7:0	R/W-0 R/W-0										
7:0		BDTPTRH<23:16>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRH<23:16>: BDT Base Address bits

This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

REGISTER 11-19: U1BDTP3: USB BDT PAGE 3 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0 U-0										
31.24	_	_	_	_	_	_	_	_			
23:16	U-0 U-0										
23.10	_	_	_	_	_	_	_	_			
15:8	U-0 U-0										
15.6	_	_	_	_	_	_	_	_			
7:0	R/W-0 R/W-0										
7.0		BDTPTRU<31:24>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRU<31:24>: BDT Base Address bits

This 8-bit value provides address bits 31 through 24 of the BDT base address, defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_	_	_	_	_	_	_
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	_	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
7:0	UTEYE	UOEMON	1	USBSIDL	_	1	1	UASUSPND

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 UTEYE: USB Eye-Pattern Test Enable bit

1 = Eye-Pattern Test enabled0 = Eye-Pattern Test disabled

bit 6 **UOEMON:** USB OE Monitor Enable bit

1 = OE signal active; it indicates intervals during which the D+/D- lines are driving

0 = OE signal inactive

bit 5 Unimplemented: Read as '0'

bit 4 USBSIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 3-1 Unimplemented: Read as '0'

bit 0 **UASUSPND:** Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	-	_	-		-	-	_	_
23:16	U-0 U-0							
23.10	_	_	_		_	_	_	_
15:8	U-0 U-0							
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)

1 = Direct connection to a low-speed device enabled

0 = Direct connection to a low-speed device disabled; hub required with PRE PID

bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)

1 = Retry NAK'd transactions disabled

0 = Retry NAK'd transactions enabled; retry done in hardware

bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed

Otherwise, this bit is ignored.

bit 3 EPRXEN: Endpoint Receive Enable bit

1 = Endpoint n receive enabled

0 = Endpoint n receive disabled

bit 2 **EPTXEN:** Endpoint Transmit Enable bit

1 = Endpoint n transmit enabled

0 = Endpoint n transmit disabled

bit 1 EPSTALL: Endpoint Stall Status bit

1 = Endpoint n was stalled

0 = Endpoint n was not stalled

bit 0 EPHSHK: Endpoint Handshake Enable bit

1 = Endpoint Handshake enabled

0 = Endpoint Handshake disabled (typically used for isochronous endpoints)

NOTES:

12.0 I/O PORTS

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- · Individual output pin open-drain enable/disable
- Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE



12.1 Parallel I/O (PIO) Ports

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "Pin Diagrams" section for the available pins and their functionality.

12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX330/350/370/430/450/470 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and every I/O pin has a weak pull-down connected to it. The pull-ups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note: Pull-ups and pull-downs on change notification pins should always be disabled when the port pin is configured as a digital output.

An additional control register (CNCONx) is shown in Register 12-3.

12.2 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include $\rm I^2C$ among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 12-1: INPUT PIN SELECTION

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection
INT3	INT3R	INT3R<3:0>	0000 = RPD2 0001 = RPG8
T2CK	T2CKR	T2CKR<3:0>	0010 = RPF4 0011 = RPD10
IC3	IC3R	IC3R<3:0>	0100 = RPF1 0101 = RPB9
U1RX	U1RXR	U1RXR<3:0>	0110 = RFB10 0111 = RPC14 1000 = RPB5
U2RX	U2RXR	U2RXR<3:0>	1001 = Reserved 1010 = RPC1 ⁽³⁾
U5CTS	U5CTSR	U5CTSR<3:0>	1011 = RPD14 ⁽³⁾ 1100 = RPG1 ⁽³⁾
REFCLKI	REFCLKIR	REFCLKIR<3:0>	1101 = RPA14 ⁽³⁾ 1110 = Reserved 1111 = RPF2 ⁽¹⁾
INT4	INT4R	INT4R<3:0>	0000 = RPD3 0001 = RPG7
T5CK	T5CKR	T5CKR<3:0>	0010 = RPF5 0011 = RPD11
IC4	IC4R	IC4R<3:0>	0100 = RPF0 0101 = RPB1
U3RX	U3RXR	U3RXR<3:0>	0110 = RPE5 0111 = RPC13 1000 = RPB3
Ū4CTS	U4CTSR	U4CTSR<3:0>	1001 = Reserved 1010 = RPC4 ⁽³⁾
SDI1	SDI1R	SDI1R<3:0>	1011 = RPD15 ⁽³⁾ 1100 = RPG0 ⁽³⁾
SDI2	SDI2R	SDI2R<3:0>	1101 = RPA15 ⁽³⁾ 1110 = RPF2 ⁽¹⁾ 1111 = RPF7 ⁽²⁾
INT2	INT2R	INT2R<3:0>	0000 = RPD9 0001 = RPG6
T4CK	T4CKR	T4CKR<3:0>	0010 = RPB8 0011 = RPB15
IC2	IC2R	IC2R<3:0>	0100 = RPD4 0101 = RPB0 0110 = RPE3
IC5	IC5R	IC5R<3:0>	0110 = RPE3 0111 = RPB7 1000 = Reserved
<u>U1CTS</u>	U1CTSR	U2CTSR<3:0>	1001 = RPF12 ⁽³⁾ 1010 = RPD12 ⁽³⁾
<u>U2CTS</u>	U2CTSR	U2CTSR<3:0>	1011 = RPF8 ⁽³⁾ 1100 = RPC3 ⁽³⁾
SS1	SS1R	SS1R<3:0>	1101 = RPE9 ⁽³⁾ 1110 = Reserved 1111 = RPB2

Note 1: This selection is not available on 64-pin USB devices.

^{2:} This selection is only available on 100-pin General Purpose devices.

^{3:} This selection is not available on 64-pin USB and General Purpose devices.

TABLE 12-1: INPUT PIN SELECTION (CONTINUED)

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection
INT1	INT1R	INT1R<3:0>	0000 = RPD1 0001 = RPG9
тзск	T3CKR	T3CKR<3:0>	0010 = RPB14 0011 = RPD0
IC1	IC1R	IC1R<3:0>	0100 = RPD8 0101 = RPB6
U3CTS	U3CTSR	U3CTSR<3:0>	0110 = RPD5 0111 = RPB2
U4RX	U4RXR	U4RXR<3:0>	1000 = RPF3 ⁽²⁾ 1001 = RPF13 ⁽³⁾
U5RX	U5RXR	U5RXR<3:0>	1010 = Reserved 1011 = RPF2 ⁽¹⁾
SS2	SS2R	SS2R<3:0>	1100 = RPC2 1101 = RPE8 ⁽³⁾
OCFA	OCFAR	OCFAR<3:0>	1110 = Reserved 1111 = Reserved

Note 1: This selection is not available on 64-pin USB devices.

^{2:} This selection is only available on 100-pin General Purpose devices.


^{3:} This selection is not available on 64-pin USB and General Purpose devices.

12.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 12-2) are used to control output mapping. Like the [pin name]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 12-2 and Figure 12-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 12-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT



12.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- · Control register lock sequence
- · Configuration bit select lock

12.3.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [pin name]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

12.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [pin name]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

TABLE 12-2: OUTPUT PIN SELECTION

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
	(Group 1 Selections	
RPD2	RPD2R	RPD2R<3:0>	0000 = No Connect
RPG8	RPG8R	RPG8R<3:0>	0001 = U3TX
RPF4	RPF4R	RPF4R<3:0>	0010 = U4RTS 0011 = Reserved
RPD10	RPD10R	RPD10R<3:0>	0100 = Reserved
RPF1	RPF1R	RPF1R<3:0>	0101 = Reserved
RPB9	RPB9R	RPB9R<3:0>	0110 = SDO2
RPB10	RPB10R	RPB10R<3:0>	0111 = Reserved 1000 = Reserved
RPC14	RPC14R	RPC14R<3:0>	1000 - Reserved
RPB5	RPB5R	RPB5R<3:0>	1010 = Reserved
RPC1 ⁽⁴⁾	RPC1R	RPC1R<3:0>	1011 = OC3
RPD14 ⁽⁵⁾	RPD14R	RPD14R<3:0>	1100 = Reserved 1101 = C2OUT
RPG1 ⁽⁴⁾	RPG1R	RPG1R<3:0>	1110 = C2001 1110 = Reserved
RPA14 ⁽⁴⁾	RPA14R	RPA14R<3:0>	1111 = Reserved
RPD3	RPD3R	RPD3R<3:0>	0000 = No Connect
RPG7	RPG7R	RPG7R<3:0>	0001 = U2TX
RPF5	RPF5R	RPF5R<3:0>	0010 = Reserved
RPD11	RPD11R	RPD11R<3:0>	0011 = U1TX 0100 = U5RTS
RPF0	RPF0R	RPF0R<3:0>	0100 = 05RTS 0101 = Reserved
RPB1	RPB1R	RPB1R<3:0>	0110 = SDO2
RPE5	RPE5R	RPE5R<3:0>	0111 = Reserved
RPC13	RPC13R	RPC13R<3:0>	1000 = SDO1
RPB3	RPB3R	RPB3R<3:0>	1001 = Reserved
RPF3 ⁽²⁾	RPF3R	RPF3R<3:0>	1010 = Reserved
RPC4 ⁽⁴⁾	RPC4R	RPC4R<3:0>	1011 = OC4 1100 = Reserved
RPD15 ⁽⁵⁾	RPD15R	RPD15R<3:0>	1100 = Reserved
RPG0 ⁽⁴⁾	RPG0R	RPG0R<3:0>	1110 = Reserved
RPA15 ⁽⁴⁾	RPA15R	RPA15R<3:0>	1111 = Reserved

Note 1: This selection is not available on USB devices.

^{2:} This selection is only available on 64-pin General Purpose devices.

^{3:} This selection is only available on 100-pin General Purpose devices.

^{4:} This selection is only available on 100-pin USB and General Purpose devices.

^{5:} This selection is not available on 64-pin USB devices.

TABLE 12-2: OUTPUT PIN SELECTION (CONTINUED)

RPD9 RPD9R RPD9R<3:0> 0000 = No Connect RPG6 RPG6R RPG6R 0001 = U3RTS RPB8 RPB8R RPB8R 0010 = U4TX RPB15 RPB15R 0011 = REFCLKO RPD4 RPD4R 0100 = U5TX RPB0 RPB0R 0101 = Reserved RPE3 RPE3R 0110 = Reserved RPB7 RPB7R RPB7R RPB2 RPB2R RPB2R	
RPB8 RPB8R RPB8R 0010 = U4TX RPB15 RPB15R RPB15R 0011 = REFCLKO RPD4 RPD4R RPD4R 0100 = U5TX RPB0 RPB0R 0101 = Reserved RPE3 RPE3R RPE3R 0110 = Reserved RPB7 RPB7R RPB7R 1000 = SDO1 RPB2 RPB2R RPB2R 1001 = Reserved	
RPB8 RPB8R RPB8R RPB8R 0011 = REFCLKO RPB15 RPB15R RPB15R 0011 = REFCLKO 0100 = U5TX 0100 = U5TX 0101 = Reserved RPB0 RPB0R RPB0R 0110 = Reserved RPE3 RPE3R RPE3R 0111 = SS1 RPB7 RPB7R RPB7R 1000 = SDO1 RPB2 RPB2R RPB2R 1001 = Reserved	
RPB15 RPB15R RPB15R RPB15R 0100 = U5TX RPD4 RPD4R 0101 = Reserved RPB0 RPB0R 0101 = Reserved RPE3 RPE3R RPE3R RPB7 RPB7R RPB7R RPB2 RPB2R RPB2R	
RPD4 RPD4R RPD4R<3:0> 0101 = Reserved RPB0 RPB0R RPB0R<3:0> 0110 = Reserved RPE3 RPE3R RPE3R<3:0> 0111 = SS1 RPB7 RPB7R RPB7R<3:0> 1000 = SDO1 RPB2 RPB2R RPB2R 1001 = Reserved	
RPB0 RPB0R RPB0R 0110 = Reserved RPE3 RPE3R RPE3R 0111 = SS1 RPB7 RPB7R RPB7R 1000 = SDO1 RPB2 RPB2R RPB2R 1001 = Reserved	
RPB7 RPB7R RPB7R<3:0> 1000 = SDO1 RPB2 RPB2R RPB2R RPB2R	
RPB2 RPB2R RPB2R<3:0> 1001 = Reserved	
RPDZ RPDZR RPDZR<3.U2	
RPF12 ⁽⁴⁾ RPF12R RPF12R<3:0> 1010 = Reserved	
RPD12 ⁽⁴⁾ RPD12R RPD12R<3:0> 1011 = OC5 1100 = Reserved	
RPF8 ⁽⁵⁾ RPF8R RPF8R<3:0> 1101 = C1OUT	
RPC3 ⁽⁴⁾ RPC3R RPC3R<3:0> 1110 = Reserved	
RPE9 ⁽⁴⁾ RPE9R RPE9R<3:0> 1111 = Reserved	
RPD1 RPD1R RPD1R<3:0> 0000 = No Connect	
RPG9 RPG9R RPG9R<3:0> 0001 = U2RTS	
RPB14 RPB14R RPB14R<3:0> 0010 = Reserved 0011 = U1RTS	
RPD0 RPD0R RPD0R<3:0> 0111 = 01KT3	
RPD8	
RPB6 RPB6R RPB6R<3:0> 0110 = SS2	
RPD5 RPD5R RPD5R<3:0> 0111 = Reserved 1000 = SDO1	
RPF3 ⁽³⁾ RPF3R RPF3R<3:0> 1000 = 3DOT 1001 = Reserved	
RPF6 ⁽¹⁾ RPF6R RPF6R<3:0> 1010 = Reserved	
RPF13 ⁽⁴⁾ RPF13R RPF13R<3:0> 1011 = OC2	
RPC2 ⁽⁴⁾ RPC2R RPC2R<3:0> 1100 = OC1 1101 = Reserved	
RPE8 ⁽⁴⁾ RPE8R RPE8R<3:0> 1110 = Reserved	
RPF2 ⁽⁵⁾ RPF2R RPF2R<3:0> 1111 = Reserved	

Note 1: This selection is not available on USB devices.

- 2: This selection is only available on 64-pin General Purpose devices.
- 3: This selection is only available on 100-pin General Purpose devices.
- 4: This selection is only available on 100-pin USB and General Purpose devices.
- 5: This selection is not available on 64-pin USB devices.

12.4 Control Registers

REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
		_		_	_		_	_
23:16	U-0 U-0							
	_	_	_	_	_	_	_	_
15:8	U-0 U-0							
	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	_	_	[pin name]R<3:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [pin name]R<3:0>: Peripheral Pin Select Input bits

Where [pin name] refers to the pins that are used to configure peripheral input mapping. See Table 12-1 for input pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_		_			_	_
22.40	U-0 U-0							
23:16	_	_	ı	ı	1	I	ı	
15:8	U-0 U-0							
	_	_	-	_	-		_	_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
		_			RPnR<3:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 RPnR<3:0>: Peripheral Pin Select Output bits

See Table 12-2 for output pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

REGISTER 12-3: CNCONx: CHANGE NOTICE CONTROL FOR PORTX REGISTER (x = A - G)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
	_	_	_	_	_	_	_	_
23:16	U-0 U-0							
	_	_	-	_	_		_	_
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	ON	_	SIDL	_	_	_	_	_
7:0	U-0 U-0							
	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Change Notice (CN) Control ON bit

1 = CN is enabled0 = CN is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Control bit

1 = CPU Idle Mode halts CN operation0 = CPU Idle does not affect CN operation

bit 12-0 Unimplemented: Read as '0'

13.0 TIMER1

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:

- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- · Synchronous External Timer
- · Asynchronous External Timer

13.1 Additional Supported Features

- · Selectable clock prescaler
- · Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

FIGURE 13-1: TIMER1 BLOCK DIAGRAM



Note 1: The default state of the SOSCEN bit (OSCCON<1>) during a device Reset is controlled by the FSOSCEN bit in Configuration Word, DEVCFG1.

13.2 Control Register

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
	_	_	-	_	_	_	_	_
23:16	U-0 U-0							
	_	_	-	_	_	_	-	_
15:8	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
	ON ⁽¹⁾	_	SIDL	TWDIS	TWIP	_	_	_
7:0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Timer On bit⁽¹⁾

1 = Timer is enabled0 = Timer is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when device enters Idle mode

0 = Continue operation even in Idle mode

bit 12 **TWDIS:** Asynchronous Timer Write Disable bit

1 = Writes to TMR1 are ignored until pending write operation completes

0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)

bit 11 **TWIP:** Asynchronous Timer Write in Progress bit

In Asynchronous Timer mode:

1 = Asynchronous write to TMR1 register in progress

0 = Asynchronous write to TMR1 register complete

In Synchronous Timer mode:

This bit is read as '0'.

bit 10-8 Unimplemented: Read as '0'

bit 7 TGATE: Timer Gated Time Accumulation Enable bit

When TCS = 1: This bit is ignored.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6 Unimplemented: Read as '0'

bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits

11 = 1:256 prescale value

10 = 1:64 prescale value

01 = 1:8 prescale value

00 = 1:1 prescale value

bit 3 Unimplemented: Read as '0'

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

bit 2 TSYNC: Timer External Clock Input Synchronization Selection bit

When TCS = 1:

1 = External clock input is synchronized0 = External clock input is not synchronized

When TCS = 0: This bit is ignored.

bit 1 TCS: Timer Clock Source Select bit

1 = External clock from TxCKI pin 0 = Internal peripheral clock

bit 0 Unimplemented: Read as '0'

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:

14.0 TIMER2/3, TIMER4/5

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer

Note:

In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

14.1 Additional Supported Features

- · Selectable clock prescaler
- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- · ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)⁽¹⁾



Note 1: In this diagram, the use of 'x' in registers, TxCON, TMRx, PRx and TxCK, refers to either Timer2 or Timer4; the use of 'y' in registers, TyCON, TMRy, PRy, TyIF, refers to either Timer3 or Timer5.

2: ADC event trigger is available only on the Timer2/3 pair.

14.2 Control Register

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	_	_	-	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,3)	_	SIDL ⁽⁴⁾	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE ⁽³⁾	Т	CKPS<2:0>(3	3)	T32 ⁽²⁾		TCS ⁽³⁾	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Timer On bit^(1,3)

1 = Module is enabled

0 = Module is disabled

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Mode bit⁽⁴⁾

1 = Discontinue operation when device enters Idle mode

0 = Continue operation even in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 **TGATE:** Timer Gated Time Accumulation Enable bit⁽³⁾

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

1 = Gated time accumulation is enabled

0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits⁽³⁾

111 = 1:256 prescale value

110 = 1:64 prescale value

101 = 1:32 prescale value

100 = 1:16 prescale value

011 = 1:8 prescale value

010 = 1:4 prescale value

001 = 1:2 prescale value

000 = 1:1 prescale value

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - **4:** While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

REGISTER 14-1: TXCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾

1 = Odd numbered and even numbered timers form a 32-bit timer

0 = Odd numbered and even numbered timers form a separate 16-bit timer

bit 2 Unimplemented: Read as '0'

bit 1 TCS: Timer Clock Source Select bit⁽³⁾

1 = External clock from TxCK pin

0 = Internal peripheral clock

bit 0 **Unimplemented:** Read as '0'

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, and Timer5). All timer functions are set through the even numbered timers.
 - **4:** While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

15.0 INPUT CAPTURE

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:


- · Simple capture event modes
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Capture timer value on every edge (rising and falling), specified edge first.
- · Prescaler capture event modes
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM



15.1 Control Register

REGISTER 15-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	_	_	_	_	_
22.46	U-0 U-0							
23:16	_	_	-	-	_	-	-	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	_	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	

Legend:

bit 8

R = Readable bit W = Writable bit U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown) P = Programmable bit r = Reserved bit

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Input Capture Module Enable bit (1)

1 = Module enabled

0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications

bit 14 **Unimplemented:** Read as '0' bit 13 **SIDL:** Stop in Idle Control bit

1 = Halt in CPU Idle mode

0 = Continue to operate in CPU Idle mode

bit 12-10 Unimplemented: Read as '0'

bit 9 **FEDGE:** First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)

1 = Capture rising edge first 0 = Capture falling edge first C32: 32-bit Capture Select bit

1 = 32-bit timer resource capture0 = 16-bit timer resource capture

bit 7 ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')

0 = Timer3 is the counter source for capture1 = Timer2 is the counter source for capture

bit 6-5 ICI<1:0>: Interrupt Control bits

11 = Interrupt on every fourth capture event
 10 = Interrupt on every third capture event
 01 = Interrupt on every second capture event

00 = Interrupt on every capture event

bit 4 ICOV: Input Capture Overflow Status Flag bit (read-only)

1 = Input capture overflow occurred0 = No input capture overflow occurred

bit 3 **ICBNE:** Input Capture Buffer Not Empty Status bit (read-only)

1 = Input capture buffer is not empty; at least one more capture value can be read

0 = Input capture buffer is empty

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 15-1: ICXCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

bit 2-0 ICM<2:0>: Input Capture Mode Select bits

111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)

110 = Simple Capture Event mode - every edge, specified edge first and every edge thereafter

101 = Prescaled Capture Event mode – every sixteenth rising edge

100 = Prescaled Capture Event mode – every fourth rising edge

011 = Simple Capture Event mode – every rising edge

010 = Simple Capture Event mode – every falling edge

001 = Edge Detect mode – every edge (rising and falling)

000 = Input Capture module is disabled

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:

16.0 OUTPUT COMPARE

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation.

The following are some of the key features:

- · Multiple Output Compare Modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 5.
 - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.

16.1 Control Register

REGISTER 16-1: OCXCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-	_		_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	-	_	-	_		-	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	_	_	_
7:0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	OC32	OCFLT ⁽²⁾	OCTSEL		OCM<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Output Compare Peripheral On bit (1)

1 = Output Compare peripheral is enabled0 = Output Compare peripheral is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when CPU enters Idle mode

0 = Continue operation in Idle mode

bit 12-6 Unimplemented: Read as '0'

bit 5 OC32: 32-bit Compare Mode bit

1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source

0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source

bit 4 OCFLT: PWM Fault Condition Status bit⁽²⁾

1 = PWM Fault condition has occurred (cleared in HW only)

0 = No PWM Fault condition has occurred

bit 3 OCTSEL: Output Compare Timer Select bit

1 = Timer3 is the clock source for this OCMP module

0 = Timer2 is the clock source for this OCMP module

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

111 = PWM mode on OCx; Fault pin enabled

110 = PWM mode on OCx; Fault pin disabled

101 = Initialize OCx pin low; generate continuous output pulses on OCx pin

100 = Initialize OCx pin low; generate single output pulse on OCx pin

011 = Compare event toggles OCx pin

010 = Initialize OCx pin high; compare event forces OCx pin low

001 = Initialize OCx pin low; compare event forces OCx pin high

000 = Output compare peripheral is disabled but continues to draw current

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note 1: This data sheet summarizes features of the PIC32MX330/350/370/ 430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial **Peripheral** Interface (SPI)" (DS60001106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola® SPI and SIOP interfaces.

Some of the key features of the SPI module are:

- · Master and Slave modes support
- · Four different clock formats
- · Enhanced Framed SPI protocol support
- · User-configurable 8-bit, 16-bit and 32-bit data width
- · Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during CPU Sleep and Idle mode
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



17.1 Control Registers

REGISTER 17-1: SPIXCON: SPI CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FRMCNT<2:0>			
00.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
23:16	MCLKSEL ⁽²⁾	_	_	_	_	_	SPIFE	ENHBUF ⁽²⁾	
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	ON ⁽¹⁾	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE ⁽³⁾	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	SSEN	CKP ⁽⁴⁾	MSTEN	DISSDI	STXISE	:L<1:0>	SRXIS	EL<1:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

1 = Framed SPI support is enabled (\overline{SSx} pin used as FSYNC input/output)

0 = Framed SPI support is disabled

bit 30 FRMSYNC: Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only)

1 = Frame sync pulse input (Slave mode)

0 = Frame sync pulse output (Master mode)

bit 29 FRMPOL: Frame Sync Polarity bit (Framed SPI mode only)

1 = Frame pulse is active-high

0 = Frame pulse is active-low

bit 28 MSSEN: Master Mode Slave Select Enable bit

1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.

0 = Slave select SPI support is disabled.

bit 27 FRMSYPW: Frame Sync Pulse Width bit

1 = Frame sync pulse is one character wide

0 = Frame sync pulse is one clock wide

bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED SYNC mode.

111 = Reserved: do not use

110 = Reserved; do not use

101 = Generate a frame sync pulse on every 32 data characters

100 = Generate a frame sync pulse on every 16 data characters

011 = Generate a frame sync pulse on every 8 data characters

010 = Generate a frame sync pulse on every 4 data characters

001 = Generate a frame sync pulse on every 2 data characters

000 = Generate a frame sync pulse on every data character

bit 23 MCLKSEL: Master Clock Enable bit⁽²⁾

1 = REFCLK is used by the Baud Rate Generator

0 = PBCLK is used by the Baud Rate Generator

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: This bit can only be written when the ON bit = 0.

3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).

4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

REGISTER 17-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

bit 22-18 Unimplemented: Read as '0'

bit 17 SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)

1 = Frame synchronization pulse coincides with the first bit clock

0 = Frame synchronization pulse precedes the first bit clock

bit 16 **ENHBUF**: Enhanced Buffer Enable bit⁽²⁾

1 = Enhanced Buffer mode is enabled

0 = Enhanced Buffer mode is disabled

bit 15 **ON:** SPI Peripheral On bit⁽¹⁾

1 = SPI Peripheral is enabled

0 = SPI Peripheral is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when CPU enters in Idle mode

0 = Continue operation in Idle mode

bit 12 **DISSDO:** Disable SDOx pin bit

1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register

0 = SDOx pin is controlled by the module

bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits

When AUDEN = 1:

MODE32	MODE16	Communication
1	1	24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
1	0	32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
0	1	16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
0	0	16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame

When AUDEN = 0:

MODE32	MODE16	Communication
1	x	32-bit
0	1	16-bit
0	0	8-bit

bit 9 SMP: SPI Data Input Sample Phase bit

Master mode (MSTEN = 1):

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

Slave mode (MSTEN = 0):

SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.

- bit 8 **CKE**: SPI Clock Edge Select bit⁽³⁾
 - 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
 - 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
- bit 7 SSEN: Slave Select Enable (Slave mode) bit
 - $1 = \overline{SSx}$ pin used for Slave mode
 - $0 = \overline{SSx}$ pin not used for Slave mode, pin controlled by port function.
- bit 6 **CKP:** Clock Polarity Select bit⁽⁴⁾
 - 1 = Idle state for clock is a high level; active state is a low level
 - 0 = Idle state for clock is a low level; active state is a high level
- Note 1: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit can only be written when the ON bit = 0.
 - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

REGISTER 17-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 5 MSTEN: Master Mode Enable bit
 - 1 = Master mode
 - 0 = Slave mode
- bit 4 **DISSDI:** Disable SDI bit
 - 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
 - 0 = SDI pin is controlled by the SPI module
- bit 3-2 STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
 - 10 = Interrupt is generated when the buffer is empty by one-half or more
 - 01 = Interrupt is generated when the buffer is completely empty
 - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is full
 - 10 = Interrupt is generated when the buffer is full by one-half or more
 - 01 = Interrupt is generated when the buffer is not empty
 - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit can only be written when the ON bit = 0.
 - 3: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

REGISTER 17-2: SPIxCON2: SPI CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	_			_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	SPISGNEXT	_	_	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7:0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN ⁽¹⁾	_	_	_	AUDMONO ^(1,2)	_	AUDMOD)<1:0> ^(1,2)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit

1 = Data from RX FIFO is sign extended

0 = Data from RX FIFO is not sign extened

bit 14-13 Unimplemented: Read as '0'

bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit

1 = Frame Error overflow generates error events

0 = Frame Error does not generate error events

bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit

1 = Receive overflow generates error events

0 = Receive overflow does not generate error events

bit 10 SPITUREN: Enable Interrupt Events via SPITUR bit

1 = Transmit Underrun Generates Error Events

0 = Transmit Underrun Does Not Generates Error Events

bit 9 **IGNROV:** Ignore Receive Overflow bit (for Audio Data Transmissions)

1 = A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data

0 = A ROV is a critical error which stop SPI operation

bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)

1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty

0 = A TUR is a critical error which stop SPI operation

bit 7 AUDEN: Enable Audio CODEC Support bit (1)

1 = Audio protocol enabled

0 = Audio protocol disabled

bit 6-5 Unimplemented: Read as '0'

bit 3 **AUDMONO:** Transmit Audio Data Format bit^(1,2)

1 = Audio data is mono (Each data word is transmitted on both left and right channels)

0 = Audio data is stereo

bit 2 **Unimplemented:** Read as '0'

bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit^(1,2)

11 = PCM/DSP mode

10 = Right Justified mode

01 = Left Justified mode

 $00 = I^2S \text{ mode}$

Note 1: This bit can only be written when the ON bit = 0.

2: This bit is only valid for AUDEN = 1.

SPIXSTAT: SPI STATUS REGISTER REGISTER 17-3:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
31:24	-		-	RXBUFELM<4:0>					
22.46	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	
23:16		-	-	TXBUFELM<4:0>					
45.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0	
15:8	_	_	-	FRMERR	SPIBUSY	_	_	SPITUR	
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0	
7:0	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	

Legend: C = Clearable bit HS = Set in hardware R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 RXBUFELM<4:0>: Receive Buffer Element Count bits (valid only when ENHBUF = 1)

bit 23-21 Unimplemented: Read as '0'

bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)

bit 15-13 Unimplemented: Read as '0'

bit 12 FRMERR: SPI Frame Error status bit

> 1 = Frame error detected 0 = No Frame error detected

This bit is only valid when FRMEN = 1.

bit 11 SPIBUSY: SPI Activity Status bit

1 = SPI peripheral is currently busy with some transactions

0 = SPI peripheral is currently idle

Unimplemented: Read as '0' bit 10-9

bit 8 SPITUR: Transmit Under Run bit

1 = Transmit buffer has encountered an underrun condition

0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)

1 = When SPI module shift register is empty

0 = When SPI module shift register is not empty

bit 6 SPIROV: Receive Overflow Flag bit

> 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.

0 = No overflow has occurred

This bit is set in hardware; can only be cleared (= 0) in software.

bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)

1 = RX FIFO is empty (CRPTR = SWPTR)

0 = RX FIFO is not empty (CRPTR ≠ SWPTR)

bit 4 Unimplemented: Read as '0'

DS60001185B-page 196

REGISTER 17-3: SPIXSTAT: SPI STATUS REGISTER (CONTINUED)

bit 3 SPITBE: SPI Transmit Buffer Empty Status bit

1 = Transmit buffer, SPIxTXB is empty

0 = Transmit buffer, SPIxTXB is not empty

Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR. Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB.

bit 2 **Unimplemented:** Read as '0'

bit 1 SPITBF: SPI Transmit Buffer Full Status bit

1 = Transmit not yet started, SPITXB is full

0 = Transmit buffer is not full

Standard Buffer Mode:

Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR.

Enhanced Buffer Mode:

Set when CWPTR + 1 = SRPTR; cleared otherwise

bit 0 SPIRBF: SPI Receive Buffer Full Status bit

1 = Receive buffer, SPIxRXB is full

0 = Receive buffer, SPIxRXB is not full

Standard Buffer Mode:

Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

NOTES:

18.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS60001116) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard. Figure 18-1 illustrates the I²C module block diagram.

Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

I²C™ BLOCK DIAGRAM **FIGURE 18-1:** Internal Data Bus **I2CxRCV** Read SCLx Shift Clock **I2CxRSR** LSB Address Match Write Match Detect I2CxMSK Read Write I2CxADD Read Start and Stop Bit Detect Write Start and Stop **I2CxSTAT** Bit Generation Control Logic Read Collision Write Detect **I2CxCON** Acknowledge Generation Read Clock Stretching Write **I2CxTRN** LSB Read Shift Clock Reload Control Write **I2CxBRG BRG Down Counter** Read **PBCLK**

18.1 Control Registers

REGISTER 18-1: I2CxCON: I²C™ CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_	_	_	_	_	_	_
22.46	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

Legend: HC = Cleared in Hardware

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** I²C Enable bit⁽¹⁾

1 = Enables the I²C module and configures the SDA and SCL pins as serial port pins

 $0 = \text{Disables the } I^2\text{C module}$; all $I^2\text{C pins}$ are controlled by PORT functions

bit 14 **Unimplemented:** Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave)

1 = Release SCLx clock

0 = Hold SCLx clock low (clock stretch)

If STREN = 1:

Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.

If STREN = 0:

Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of slave transmission.

- bit 11 STRICT: Strict I²C Reserved Address Rule Enable bit
 - 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
 - 0 = Strict I²C Reserved Address Rule not enabled
- bit 10 A10M: 10-bit Slave Address bit
 - 1 = I2CxADD is a 10-bit slave address
 - 0 = I2CxADD is a 7-bit slave address
- bit 9 DISSLW: Disable Slew Rate Control bit
 - 1 = Slew rate control disabled
 - 0 = Slew rate control enabled
- bit 8 SMEN: SMBus Input Levels bit
 - 1 = Enable I/O pin thresholds compliant with SMBus specification
 - 0 = Disable SMBus input thresholds
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 18-1: I2CxCON: I²C™ CONTROL REGISTER (CONTINUED)

- bit 7 **GCEN:** General Call Enable bit (when operating as I²C slave)
 - 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
 - 0 = General call address disabled
- bit 6 **STREN:** SCLx Clock Stretch Enable bit (when operating as I²C slave)

Used in conjunction with SCLREL bit.

- 1 = Enable software or receive clock stretching
- 0 = Disable software or receive clock stretching
- bit 5 **ACKDT:** Acknowledge Data bit (when operating as I²C master, applicable during master receive)

Value that is transmitted when the software initiates an Acknowledge sequence.

- 1 = Send NACK during Acknowledge
- 0 = Send ACK during Acknowledge
- bit 4 ACKEN: Acknowledge Sequence Enable bit

(when operating as I²C master, applicable during master receive)

- 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
- 0 = Acknowledge sequence not in progress
- bit 3 **RCEN**: Receive Enable bit (when operating as I²C master)
 - 1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte.
 - 0 = Receive sequence not in progress
- bit 2 **PEN:** Stop Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
 - 0 = Stop condition not in progress
- bit 1 **RSEN:** Repeated Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
 - 0 = Repeated Start condition not in progress
- bit 0 **SEN:** Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
 - 0 = Start condition not in progress
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 18-2: I2CxSTAT: I²C™ STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0 U-0							
31:24		_	_	_	_	_	_	_
22.46	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:HS = Set in hardwareHSC = Hardware set/clearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedC = Clearable bit

bit 31-16 Unimplemented: Read as '0'

bit 15 ACKSTAT: Acknowledge Status bit

(when operating as I²C[™] master, applicable to master transmit operation)

1 = NACK received from slave

0 = ACK received from slave

Hardware set or clear at end of slave Acknowledge.

bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation)

- 1 = Master transmit is in progress (8 bits + ACK)
- 0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

bit 13-11 Unimplemented: Read as '0'

bit 10 BCL: Master Bus Collision Detect bit

- 1 = A bus collision has been detected during a master operation
- 0 = No collision

Hardware set at detection of bus collision.

- bit 9 GCSTAT: General Call Status bit
 - 1 = General call address was received
 - 0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

- bit 8 ADD10: 10-bit Address Status bit
 - 1 = 10-bit address was matched
 - 0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

- bit 7 IWCOL: Write Collision Detect bit
 - 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy
 - 0 = No collision

Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).

- bit 6 I2COV: Receive Overflow Flag bit
 - 1 = A byte was received while the I2CxRCV register is still holding the previous byte
 - 0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

- bit 5 **D_A:** Data/Address bit (when operating as I²C slave)
 - 1 = Indicates that the last byte received was data
 - 0 = Indicates that the last byte received was device address

Hardware clear at device address match. Hardware set by reception of slave byte.

REGISTER 18-2: I2CxSTAT: I²C™ STATUS REGISTER (CONTINUED)

- bit 4 P: Stop bit
 - 1 = Indicates that a Stop bit has been detected last
 - 0 = Stop bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 3 S: Start bit
 - 1 = Indicates that a Start (or Repeated Start) bit has been detected last
 - 0 = Start bit was not detected last

Hardware set or clear when Start, Repeated Start or Stop detected.

- bit 2 **R_W:** Read/Write Information bit (when operating as I²C slave)
 - 1 = Read indicates data transfer is output from slave
 - 0 = Write indicates data transfer is input to slave

Hardware set or clear after reception of I²C device address byte.

- bit 1 RBF: Receive Buffer Full Status bit
 - 1 = Receive complete, I2CxRCV is full
 - 0 = Receive not complete, I2CxRCV is empty

Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.

- bit 0 TBF: Transmit Buffer Full Status bit
 - 1 = Transmit in progress, I2CxTRN is full
 - 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The UART module is one of the serial I/O modules available in PIC32MX330/350/370/430/450/470 family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN and IrDA®. The module also supports the hardware flow control option, with $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- · Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits
- Hardware auto-baud feature
- · Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80 MHz
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- · 8-level deep FIFO receive data buffer
- · Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- · Loopback mode for diagnostic support
- · LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 19-1 illustrates a simplified block diagram of the UART.

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM



19.1 Control Registers

REGISTER 19-1: UxMODE: UARTX MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_	_	-	_	_	_	_
22.46	U-0 U-0							
23:16	_	_	_	-	_	_	_	_
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	IREN	RTSMD	_	UEN	<1:0>
7:0	R/W-0 R/W-0							
7:0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	_<1:0>	STSEL

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** UARTx Enable bit⁽¹⁾

1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits

0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when device enters Idle mode

0 = Continue operation in Idle mode

bit 12 IREN: IrDA Encoder and Decoder Enable bit

1 = IrDA is enabled0 = IrDA is disabled

bit 11 RTSMD: Mode Selection for UxRTS Pin bit

 $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode

 $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode

bit 10 **Unimplemented:** Read as '0'

bit 9-8 **UEN<1:0>:** UARTx Enable bits

11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register

10 = UxTX, UxRX, $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins are enabled and used

01 = UxTX, UxRX and \overline{UxRTS} pins are enabled and used; \overline{UxCTS} pin is controlled by corresponding bits in the PORTx register

00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register

bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit

1 = Wake-up enabled

0 = Wake-up disabled

bit 6 LPBACK: UARTx Loopback Mode Select bit

1 = Loopback mode is enabled

0 = Loopback mode is disabled

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-1: UxMODE: UARTX MODE REGISTER (CONTINUED)

- bit 5 ABAUD: Auto-Baud Enable bit
 - 1 = Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion
 - 0 = Baud rate measurement disabled or completed
- bit 4 RXINV: Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = High-Speed mode 4x baud clock enabled
 - 0 = Standard Speed mode 16x baud clock enabled
- bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Selection bit
 - 1 = 2 Stop bits
 - 0 = 1 Stop bit
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-2: UxSTA: UARTX STATUS AND CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0 R/W-0									
31:24	_	_	-	-	_	_	_	ADM_EN		
00:40	R/W-0 R/W-0									
23:16	ADDR<7:0>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1		
15:8	UTXISEL<1:0>		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT		
7.0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0		
7:0	URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

bit 24 ADM_EN: Automatic Address Detect Mode Enable bit

1 = Automatic Address Detect mode is enabled

0 = Automatic Address Detect mode is disabled

bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

11 = Reserved, do not use

10 = Interrupt is generated and asserted while the transmit buffer is empty

01 = Interrupt is generated and asserted when all characters have been transmitted

00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 **UTXINV:** Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

1 = UxTX Idle state is '0'

0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

1 = IrDA encoded UxTX Idle state is '1'

0 = IrDA encoded UxTX Idle state is '0'

bit 12 **URXEN:** Receiver Enable bit

1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)

0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by port.

bit 11 UTXBRK: Transmit Break bit

1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion

0 = Break transmission is disabled or completed

bit 10 UTXEN: Transmit Enable bit

1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)

0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by port.

bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)

1 = Transmit buffer is full

0 = Transmit buffer is not full, at least one more character can be written

bit 8 **TRMT:** Transmit Shift Register is Empty bit (read-only)

1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)

0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer

REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bit
 - 11 = Reserved; do not use
 - 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (i.e., has 6 or more data characters)
 - 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (i.e., has 4 or more data characters)
 - 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5 **ADDEN:** Address Character Detect bit (bit 8 of received data = 1)
 - 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect
 - 0 = Address Detect mode is disabled
- bit 4 RIDLE: Receiver Idle bit (read-only)
 - 1 = Receiver is Idle
 - 0 = Data is being received
- bit 3 **PERR:** Parity Error Status bit (read-only)
 - 1 = Parity error has been detected for the current character
 - 0 = Parity error has not been detected
- bit 2 **FERR:** Framing Error Status bit (read-only)
 - 1 = Framing error has been detected for the current character
 - 0 = Framing error has not been detected
- bit 1 OERR: Receive Buffer Overrun Error Status bit.

This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.

- 1 = Receive buffer has overflowed
- 0 = Receive buffer has not overflowed
- bit 0 URXDA: Receive Buffer Data Available bit (read-only)
 - 1 = Receive buffer has data, at least one more character can be read
 - 0 = Receive buffer is empty

19.2 **Timing Diagrams**

Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 19-2: UART RECEPTION





FIGURE 19-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



20.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

Key features of the PMP module include:

- · 8-bit.16-bit interface
- · Up to 16 programmable address lines
- · Up to two Chip Select lines
- · Programmable strobe options
 - Individual read and write strobes, or
 - Read/write strobe with enable strobe
- · Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- · Programmable polarity on control signals
- · Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- · Programmable Wait states
- · Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- · Freeze option for in-circuit debugging

Note: On 64-pin devices, data pins PMD<15:8> are not available in 16-bit Master modes.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



20.1 Control Registers

REGISTER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ON ⁽¹⁾	_	SIDL	ADRMUX<1:0>		PMPTTL	PTWREN	PTRDEN
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	CSF<1:0> ⁽²⁾		ALP ⁽²⁾	CS2P ⁽²⁾	CS1P ⁽²⁾	_	WRSP	RDSP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Parallel Master Port Enable bit (1)

1 = PMP enabled

0 = PMP disabled, no off-chip access performed

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

11 = Lower 8 bits of address are multiplexed on PMD<15:0> pins; upper 8 bits are not used

10 = All 16 bits of address are multiplexed on PMD<15:0> pins

01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<10:8> and PMA<14>

00 = Address and data appear on separate pins

bit 10 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffer

bit 9 **PTWREN:** Write Enable Strobe Port Enable bit

1 = PMWR/PMENB port enabled

0 = PMWR/PMENB port disabled

bit 8 PTRDEN: Read/Write Strobe Port Enable bit

1 = PMRD/PMWR port enabled

0 = PMRD/PMWR port disabled

bit 7-6 CSF<1:0>: Chip Select Function bits⁽²⁾

11 = Reserved

10 = PMCS1 function as Chip Select

01 = PMCS1 functions as address bit 14

00 = PMCS1 function as address bit 14

bit 5 ALP: Address Latch Polarity bit⁽²⁾

1 = Active-high (PMALL and PMALH)

 $0 = Active-low (\overline{PMALL} \text{ and } \overline{PMALH})$

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.

2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 20-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

- bit 4 **CS2P:** Chip Select 0 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS2)
 - 0 = Active-low (PMCS2)
- bit 3 **CS1P:** Chip Select 0 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS1)
 - $0 = Active-low (\overline{PMCS1})$
- bit 2 **Unimplemented:** Read as '0'
- bit 1 WRSP: Write Strobe Polarity bit

For Slave Modes and Master mode 2 (PMMODE<9:8> = 00,01,10):

- 1 = Write strobe active-high (PMWR)
- $0 = Write strobe active-low (\overline{PMWR})$

For Master mode 1 (PMMODE<9:8> = 11):

- 1 = Enable strobe active-high (PMENB)
- 0 = Enable strobe active-low (PMENB)
- bit 0 RDSP: Read Strobe Polarity bit

For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):

- 1 = Read Strobe active-high (PMRD)
- $0 = Read Strobe active-low (\overline{PMRD})$

For Master mode 1 (PMMODE<9:8> = 11):

- 1 = Read/write strobe active-high (PMRD/PMWR)
- 0 = Read/write strobe active-low (PMRD/PMWR)
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	-	-	_	-	-	1
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
15:8	R-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	BUSY	IRQM<1:0>		INCM<1:0>		_	MODE<1:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WAITB<1:0> ⁽¹⁾		WAITM<3:0> ⁽¹⁾				WAITE<1:0> ⁽¹⁾	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 BUSY: Busy bit (Master mode only)

1 = Port is busy

0 = Port is not busy

bit 14-13 IRQM<1:0>: Interrupt Request Mode bits

11 = Reserved, do not use

10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)

01 = Interrupt generated at the end of the read/write cycle

00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

11 = Slave mode read and write buffers auto-increment (PMMODE<1:0> = 00 only)

10 = Decrement ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾

01 = Increment ADDR<10:2> and ADDR<14> by 1 every read/write cycle⁽²⁾

00 = No increment or decrement of address

bit 10 **Unimplemented:** Read as '0'

bit 9-8 MODE<1:0>: Parallel Port Mode Select bits

11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<15:0>)

10 = Master mode 2 (PMCS1, PMRD, PMWR, PMA<x:0>, and PMD<15:0>)

01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS1, PMD<15:0>, and PMA<1:0>)

00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1, and PMD<15:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB

10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB

01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB

00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)

Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 ΤΡΒCLK cycle for a write operation; WAITB = 1 ΤΡΒCLK cycle, WAITE = 0 ΤΡΒCLK cycles for a read operation.

2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

REGISTER 20-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

01 = Wait of 1 TPB

00 = Wait of 0 TPB (default)

- Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK cycle for a write operation; WAITB = 1 TPBCLK cycle, WAITE = 0 TPBCLK cycles for a read operation.
 - 2: Address bit A14 is not subject to auto-increment/decrement if configured as Chip Select CS1.

REGISTER 20-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0 U-0								
	_	_	_	_	_	_	-	_	
23:16	U-0 U-0								
	_	_	_	_	_	_	_	_	
45.0	R/W-0 R/W-0								
15:8	CS2	CS1	ADDR<13:8>						
7:0	R/W-0 R/W-0								
	ADDR<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 CS2: Chip Select 2 bit

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive (pin functions as PMA<14>)

bit 14 CS1: Chip Select 1 bit

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (pin functions as PMA<14>)

bit 13-0 ADDR<13:0>: Destination Address bits

REGISTER 20-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	-	-	-	-	-	-	-
00:40	U-0 U-0							
23:16	_	_	_	_	_	_	_	_
45.0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	PTEN14	_	_	_		PTEN<10:8>	
7.0	R/W-0 R/W-0							
7:0				PTEN	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 15-14 PTEN14: PMCS1 Strobe Enable bits

1 = PMA14 functions as either PMA14 or PMCS1⁽¹⁾

0 = PMA14 functions as port I/O

bit 13-11 Unimplemented: Read as '0'

bit 10-2 PTEN<10:2>: PMP Address Port Enable bits

1 = PMA<10:2> function as PMP address lines

0 = PMA<10:2> function as port I/O

bit 1-0 PTEN<1:0>: PMALH/PMALL Strobe Enable bits

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL(2)

0 = PMA1 and PMA0 pads functions as port I/O

Note 1: The use of this pin as PMA14 or CS1 is selected by the CSF<1:0> bits in the PMCON register.

2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

REGISTER 20-5: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0 U-0							
31:24	_	_	_	_	_	_	_	_
22.46	U-0 U-0							
23:16	_	-	-	_	-	-	-	_
45.0	R-0	R/W-0, HSC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HSC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

Legend: HSC = Set by Hardware; Cleared by Software

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 IBF: Input Buffer Full Status bit

1 = All writable input buffer registers are full

0 = Some or all of the writable input buffer registers are empty

bit 14 IBOV: Input Buffer Overflow Status bit

1 = A write attempt to a full input byte buffer occurred (must be cleared in software)

0 = No overflow occurred

bit 13-12 Unimplemented: Read as '0'

bit 11-8 IBxF: Input Buffer 'x' Status Full bits

1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)

0 = Input Buffer does not contain any unread data

bit 7 **OBE:** Output Buffer Empty Status bit

1 = All readable output buffer registers are empty

0 = Some or all of the readable output buffer registers are full

bit 6 **OBUF:** Output Buffer Underflow Status bit

1 = A read occurred from an empty output byte buffer (must be cleared in software)

0 = No underflow occurred

bit 5-4 Unimplemented: Read as '0'

bit 3-0 OBxE: Output Buffer 'x' Status Empty bits

1 = Output buffer is empty (writing data to the buffer will clear this bit)

0 = Output buffer contains data that has not been transmitted

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

Some of the key features of this module include:

- · Time: hours, minutes and seconds
- · 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and year
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- · Leap year correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- · Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- · Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

FIGURE 21-1: RTCC BLOCK DIAGRAM



21.1 Control Registers

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24	_	_	_	_	_	_	CAL<9):8>
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CAL<	7:0>			
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,2)	_	SIDL	_	_	_	_	_
7:0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0
7:0	RTSECSEL(3)	RTCCLKON	_	_	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR $ilde{1}$ ' = Bit is set $ilde{0}$ ' = Bit is cleared $ilde{x}$ = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-16 CAL<9:0>: RTC Drift Calibration bits, which contain a signed 10-bit integer value

0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute

•

000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute

0000000000 = **No adjustment**

111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute

•

1000000000 = Minimum negative adjustment, subtracts 512 clock pulses every one minute

bit 15 **ON:** RTCC On bit^(1,2)

1 = RTCC module is enabled

0 = RTCC module is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode

0 = Continue normal operation in Idle mode

bit 12-8 Unimplemented: Read as '0'

bit 7 RTSECSEL: RTCC Seconds Clock Output Select bit (3)

1 = RTCC Seconds Clock is selected for the RTCC pin

0 = RTCC Alarm Pulse is selected for the RTCC pin

bit 6 RTCCLKON: RTCC Clock Enable Status bit

1 = RTCC Clock is actively running

0 = RTCC Clock is not running

bit 5-4 Unimplemented: Read as '0'

Note 1: The ON bit is only writable when RTCWREN = 1.

- 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
- 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
- **4:** The RTCWREN bit can be set only when the write sequence is enabled.
- 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

REGISTER 21-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 3 RTCWREN: RTC Value Registers Write Enable bit (4)
 - 1 = RTC Value registers can be written to by the user
 - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
 - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read If the register is read twice and results in the same data, the data can be assumed to be valid
 - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit⁽⁵⁾
 - 1 = Second half period of a second
 - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
 - 1 = RTCC clock output enabled clock presented onto an I/O
 - 0 = RTCC clock output disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - 2: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 3: Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - **4:** The RTCWREN bit can be set only when the write sequence is enabled.
 - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

REGISTER 21-2: RTCALRM: RTC ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC ⁽³⁾		AMASK	<3:0> ⁽³⁾	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				ARPT<7:0	>(3)			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME**: Chime Enable bit⁽²⁾

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled – ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

bit 12 **ALRMSYNC:** Alarm Sync bit⁽³⁾

1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing, which are then synchronized to the PB clock domain

0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is > 32 RTC clocks away from a half-second rollover

bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits(3)

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved; do not use

1011 = Reserved; do not use

11xx = Reserved; do not use

Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

- 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
- 3: This assumes a CPU read will execute in less than 32 PBCLKs.

REGISTER 21-2: RTCALRM: RTC ALARM CONTROL REGISTER (CONTINUED)

bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits⁽³⁾

11111111 = Alarm will trigger 256 times

•

00000000 = Alarm will trigger one time

The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

- Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
 - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
 - 3: This assumes a CPU read will execute in less than 32 PBCLKs.

REGISTER 21-3: RTCTIME: RTC TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x R/W-x							
31:24		HR10	<3:0>			HR01	<3:0>	
00:40	R/W-x R/W-x							
23:16		MIN10	<3:0>			MIN01	<3:0>	
45.0	R/W-x R/W-x							
15:8		SEC10<3:0>				SEC01	<3:0>	
7.0	U-0 U-0							
7:0		_	_	_	_			_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10 digits; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

REGISTER 21-4: RTCDATE: RTC DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>	
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16		MONTH ²	10<3:0>		MONTH01<3:0>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		DAY10<3:0>				DAY01	<3:0>	
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
7:0	_	_	_	_		WDAY0	1<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10 digits

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1 digit

bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits,1 digit; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

REGISTER 21-5: ALRMTIME: ALARM TIME VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-x R/W-x							
31:24		HR10	<3:0>			HR01	<3:0>	
00.40	R/W-x R/W-x							
23:16		MIN10	<3:0>		MIN01<3:0>			
45.0	R/W-x R/W-x							
15:8	SEC10<3:0>					SEC01	I<3:0>	
7.0	U-0 U-0							
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5

bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 Unimplemented: Read as '0'

REGISTER 21-6: ALRMDATE: ALARM DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0 U-0							
31:24	-	_	_		_	_	_	_
00.40	R/W-x R/W-x							
23:16		MONT	H10<3:0>		MONTH01<3:0>			
45.0	R/W-x R/W-x							
15:8	DAY10<1:0>					DAY01	<3:0>	
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
7:0	_	_	_	_		WDAYO	1<3:0>	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0' bit 23-20 **MONTH10<3:0>:** Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1 bit 19-16 **MONTH01<3:0>:** Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

PIC32MX330/350/370/430/450/470 NOTES:

22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)


Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- Up to 28 analog input pins
- · External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes


A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM



- Note 1: VREF+ and VREF- inputs can be multiplexed with other analog inputs.
 - 2: Connected to the CTMU module. See Section 25.0 "Charge Time Measurement Unit (CTMU)" for more information
 - 3: See Section 24.0 "Comparator Voltage Reference (CVREF)" for more information.
 - 4: This selection is only used with CTMU capacitive and time measurement.

FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



22.1 Control Registers

REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24	_	_	_	_	-		_	_
22.40	U-0	U-0						
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	_	_	F	ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	_	ASAM	SAMP ⁽²⁾	DONE ⁽³⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** ADC Operating Mode bit⁽¹⁾

1 = ADC module is operating

0 = ADC module is not operating

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12-11 Unimplemented: Read as '0'

bit 10-8 FORM<2:0>: Data Output Format bits

011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd dddd dd00 0000)

010 = Fractional 16-bit (DOUT = 0000 0000 0000 dddd dddd dd00 0000)

000 = Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)

101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss dddd dddd)

100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

111 = Internal counter ends sampling and starts conversion (auto convert)

110 = Reserved

101 = Reserved

100 = Reserved

011 = CTMU ends sampling and starts conversion

010 = Timer 3 period match ends sampling and starts conversion

001 = Active transition on INT0 pin ends sampling and starts conversion

000 = Clearing SAMP bit ends sampling and starts conversion

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

- 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
- **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 22-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

- bit 4 CLRASAM: Stop Conversion Sequence bit (when the first ADC interrupt is generated)
 - 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
 - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
 - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.
 - 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit⁽²⁾
 - 1 = The ADC sample and hold amplifier is sampling
 - 0 = The ADC sample/hold amplifier is holding

When ASAM = 0, writing '1' to this bit starts sampling.

When SSRC = 000, writing '0' to this bit will end sampling and start conversion.

- bit 0 **DONE:** Analog-to-Digital Conversion Status bit⁽³⁾
 - 1 = Analog-to-digital conversion is done
 - 0 = Analog-to-digital conversion is not done or has not started

Clearing this bit will not affect any operation in progress.

- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ '0', this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when analog-to-digital conversion is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 22-2: AD1CON2: ADC CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	_	_	_	_	_
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
13.6		VCFG<2:0>		OFFCAL	_	CSCNA	_	_
7:0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	BUFS	_		SMP	I<3:0>		BUFM	ALTS

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

	VREFH	VREFL
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVDD	AVss

bit 12 OFFCAL: Input Offset Calibration Mode Select bit

1 = Enable Offset Calibration mode

Positive and negative inputs of the sample and hold amplifier are connected to VREFL

0 = Disable Offset Calibration mode

The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSSL

bit 11 Unimplemented: Read as '0'

bit 10 CSCNA: Input Scan Select bit

1 = Scan inputs

0 = Do not scan inputs

bit 9-8 Unimplemented: Read as '0'

bit 7 **BUFS:** Buffer Fill Status bit

Only valid when BUFM = 1.

1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF

bit 6 Unimplemented: Read as '0'

bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits

1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence

0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence

bit 1 BUFM: ADC Result Buffer Mode Select bit

1 = Buffer configured as two 8-word buffers, ADC1BUF7-ADC1BUF0, ADC1BUFF-ADCBUF8

0 = Buffer configured as one 16-word buffer ADC1BUFF-ADC1BUF0

bit 0 **ALTS:** Alternate Input Sample Mode Select bit

- 1 = Uses Sample A input multiplexer settings for first sample, then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples
- 0 = Always use Sample A input multiplexer settings

REGISTER 22-3: AD1CON3: ADC CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_		_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ADRC	_	_	SAMC<4:0> ⁽¹⁾				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0
7:0				ADCS<	7:0> ⁽²⁾			

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

-n = Value at POR '1' = Bit is set
bit 31-16 **Unimplemented:** Read as '0'

bit 15 ADRC: ADC Conversion Clock Source bit

1 = Clock derived from FRC

0 = Clock derived from Peripheral Bus Clock (PBCLK)

W = Writable bit

bit 14-13 Unimplemented: Read as '0'

bit 12-8 **SAMC<4:0>**: Auto-Sample Time bits⁽¹⁾

11111 = **31** TAD

•

Legend:

R = Readable bit

_

00001 = 1 TAD

00000 = 0 TAD (Not allowed)

bit 7-0 ADCS<7:0>: ADC Conversion Clock Select bits⁽²⁾

11111111 = TPB • 2 • (ADCS<7:0> + 1) = 512 • TPB = TAD

•

•

00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD

Note 1: This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.

2: This bit is not used if the ADRC bit (AD1CON3<15>) = 1.

REGISTER 22-4: AD1CHS: ADC INPUT SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	CH0NB	_	_		CH0SB<4:0>					
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	CH0NA	_	_	CH0SA<4:0>						
45.0	U-0 U-0									
15:8	_	_	_	_	_		_	_		
7.0	U-0 U-0									
7:0		_	_	_	_	_	_	_		

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 CH0NB: Negative Input Select bit for Sample B

1 = Channel 0 negative input is AN10 = Channel 0 negative input is VREFL

bit 30-29 Unimplemented: Read as '0'

bit 28-24 CH0SB<4:0>: Positive Input Select bits for Sample B

11110 = Channel 0 positive input is Open⁽¹⁾

11101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)(2)

11100 = Channel 0 positive input is IVREF⁽³⁾ 11011 = Channel 0 positive input is AN27

•

00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0

bit 23 **CH0NA:** Negative Input Select bit for Sample A Multiplexer Setting⁽³⁾

1 = Channel 0 negative input is AN10 = Channel 0 negative input is VREFL

bit 22-21 Unimplemented: Read as '0'

bit 20-16 CH0SA<4:0>: Positive Input Select bits for Sample A Multiplexer Setting

11110 = Channel 0 positive input is Open⁽¹⁾

11101 = Channel 0 positive input is CTMU temperature sensor (CTMUT)(2)

11100 = Channel 0 positive input is IVREF⁽³⁾ 11011 = Channel 0 positive input is AN27

•

00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0

bit 15-0 **Unimplemented:** Read as '0'

Note 1: This selection is only used with CTMU capacitive and time measurement.

2: See Section 25.0 "Charge Time Measurement Unit (CTMU)" for more information.

3: See Section 24.0 "Comparator Voltage Reference (CVREF)" for more information.

REGISTER 22-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24		CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	CSSL25	CSSL24
22.46	R/W-0 R/W-0							
23:16	CSSL23	CSSL21	CSSL21	CSSL20	CSSL19	CSSL18	CSSL17	CSSL16
45.0	R/W-0 R/W-0							
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
	R/W-0 R/W-0							
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CSSL<30:0>: ADC Input Pin Scan Selection bits(1,2)

1 = Select ANx for input scan0 = Skip ANx for input scan

Note 1: CSSL = ANx, where x = 0-27; CSSL30 selects Vss for scan; CSSL29 selects CTMU input for scan; CSSL28 selects IVREF for scan.

2: On devices with less than 28 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

23.0 COMPARATOR

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Comparator" (DS60001110) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information. The Analog Comparator module contains two comparators that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- · Selectable interrupt generation

A block diagram of the comparator module is provided in Figure 23-1.

FIGURE 23-1: COMPARATOR BLOCK DIAGRAM



23.1 Control Registers

REGISTER 23-1: CMXCON: COMPARATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	ON ⁽¹⁾	COE	CPOL ⁽²⁾	_	_	_	_	COUT
7.0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	<u><1:0></u>	_	CREF	_	_	CCH	<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator ON bit⁽¹⁾

1 = Module is enabled. Setting this bit does not affect the other bits in this register

0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register

bit 14 COE: Comparator Output Enable bit

1 = Comparator output is driven on the output CxOUT pin

0 = Comparator output is not driven on the output CxOUT pin

bit 13 **CPOL:** Comparator Output Inversion bit⁽²⁾

1 = Output is inverted

0 = Output is not inverted

bit 12-9 **Unimplemented:** Read as '0'

bit 8 **COUT:** Comparator Output bit

1 = Output of the Comparator is a '1'

0 = Output of the Comparator is a '0'

bit 7-6 **EVPOL<1:0>:** Interrupt Event Polarity Select bits

11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output

10 = Comparator interrupt is generated on a high-to-low transition of the comparator output

01 = Comparator interrupt is generated on a low-to-high transition of the comparator output

00 = Comparator interrupt generation is disabled

bit 5 Unimplemented: Read as '0'

bit 4 CREF: Comparator Positive Input Configure bit

1 = Comparator non-inverting input is connected to the internal CVREF

0 = Comparator non-inverting input is connected to the CxINA pin

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator

11 = Comparator inverting input is connected to the IVREF

10 = Comparator inverting input is connected to the CxIND pin

01 = Comparator inverting input is connected to the CxINC pin

00 = Comparator inverting input is connected to the CxINB pin

Note 1: When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

REGISTER 23-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24:24	U-0 U-0							
31:24	-	_	_	_	_	-	-	_
23:16	U-0 U-0							
23.10	_	_	_	_	_	_	_	_
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	SIDL	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0	_	_	_	_	_	_	C2OUT	C1OUT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

bit 12-2 Unimplemented: Read as '0'

bit 1 C2OUT: Comparator Output bit

1 = Output of Comparator 2 is a '1'

0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1'

0 = Output of Comparator 1 is a '0'

NOTES:

24.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is illustrated in Figure 24-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSs or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



24.1 Control Register

REGISTER 24-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0 U-0							
31.24	_	_	_	-		_	_	_
22.46	U-0 U-0							
23:16		_	_	-		_	-	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ⁽¹⁾	_	_	_	_	_	_	_
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	CVROE	CVRR	CVRSS		CVR<	<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator Voltage Reference On bit⁽¹⁾

1 = Module is enabled

Setting this bit does not affect other bits in the register.

0 = Module is disabled and does not consume current.Clearing this bit does not affect the other bits in the register.

bit 14-7 Unimplemented: Read as '0'

bit 6 CVROE: CVREFOUT Enable bit

1 = Voltage level is output on CVREFOUT pin

0 = Voltage level is disconnected from CVREFOUT pin

bit 5 **CVRR:** CVREF Range Selection bit

1 = 0 to 0.67 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size

bit 4 CVRSS: CVREF Source Selection bit

1 = Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)

0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS

bit 3-0 **CVR<3:0>:** CVREF Value Selection $0 \le CVR<3:0> \le 15$ bits

When CVRR = 1:

 $CVREF = (CVR < 3:0 > /24) \bullet (CVRSRC)$

When CVRR = 0:

CVREF = 1/4 • (CVRSRC) + (CVR<3:0>/32) • (CVRSRC)

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other


on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The CTMU module includes the following key features:

- Up to 13 channels available for capacitive or time measurement input
- · On-chip precision current source
- · 16-edge input trigger sources
- · Selection of edge or level-sensitive inputs
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- · Integrated temperature sensing diode
- · Control of current source during auto-sampling
- · Four current source ranges
- · Time measurement resolution of one nanosecond

A block diagram of the CTMU is shown in Figure 25-1.





25.1 Control Register

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	EDG1MOD	EDG1POL		EDG1S	EDG2STAT	EDG1STAT		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL		EDG2S	_	_		
15.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	_	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	ITRIM<5:0>							<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 EDG1MOD: Edge1 Edge Sampling Select bit

1 = Input is edge-sensitive

0 = Input is level-sensitive

bit 30 **EDG1POL:** Edge 1 Polarity Select bit

1 = Edge1 programmed for a positive edge response

0 = Edge1 programmed for a negative edge response

bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits

1111 = C3OUT pin is selected

1110 = C2OUT pin is selected

1101 = C1OUT pin is selected

1100 = IC3 Capture Event is selected

1011 = IC2 Capture Event is selected

1010 = IC1 Capture Event is selected

1001 = CTED8 pin is selected

1000 = CTED7 pin is selected

0111 = CTED6 pin is selected

0110 = CTED5 pin is selected

0101 = CTED4 pin is selected

0100 = CTED3 pin is selected

0011 = CTED1 pin is selected

0010 = CTED2 pin is selected

0001 = OC1 Compare Event is selected

0000 = Timer1 Event is selected

bit 25 EDG2STAT: Edge2 Status bit

Indicates the status of Edge2 and can be written to control edge source

1 = Edge2 has occurred

0 = Edge2 has not occurred

Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<2:0> bits must be set to '1110' to select C2OUT.

- 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
- Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
- 4: This bit setting is not available for the CTMU temperature diode.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

bit 24 EDG1STAT: Edge1 Status bit

Indicates the status of Edge1 and can be written to control edge source

- 1 = Edge1 has occurred
- 0 = Edge1 has not occurred
- bit 23 EDG2MOD: Edge2 Edge Sampling Select bit
 - 1 = Input is edge-sensitive
 - 0 = Input is level-sensitive
- bit 22 EDG2POL: Edge 2 Polarity Select bit
 - 1 = Edge2 programmed for a positive edge response
 - 0 = Edge2 programmed for a negative edge response
- bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits
 - 1111 = C3OUT pin is selected
 - 1110 = C2OUT pin is selected
 - 1101 = C1OUT pin is selected
 - 1100 = PBCLK clock is selected
 - 1011 = IC3 Capture Event is selected
 - 1010 = IC2 Capture Event is selected
 - 1001 = IC1 Capture Event is selected
 - 1000 = CTED13 pin is selected
 - 0111 = CTED12 pin is selected
 - 0110 = CTED11 pin is selected
 - 0101 = CTED10 pin is selected
 - 0100 = CTED9 pin is selected
 - 0011 = CTED1 pin is selected
 - 0010 = CTED2 pin is selected
 - 0001 = OC1 Compare Event is selected
 - 0000 = Timer1 Event is selected
- bit 17-16 Unimplemented: Read as '0'
- bit 15 **ON:** ON Enable bit
 - 1 = Module is enabled
 - 0 = Module is disabled
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **CTMUSIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 **TGEN:** Time Generation Enable bit⁽¹⁾
 - 1 = Enables edge delay generation
 - 0 = Disables edge delay generation
- bit 11 **EDGEN:** Edge Enable bit
 - 1 = Edges are not blocked
 - 0 = Edges are blocked
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<2:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) bit 10 EDGSEQEN: Edge Sequence Enable bit

1 = Edge1 must occur before Edge2 can occur

0 = No edge sequence is needed

bit 9 **IDISSEN:** Analog Current Source Control bit⁽²⁾

1 = Analog current source output is grounded

0 = Analog current source output is not grounded

bit 8 CTTRIG: Trigger Control bit

1 = Trigger output is enabled

0 = Trigger output is disabled

bit 7-2 ITRIM<5:0>: Current Source Trim bits

011111 = Maximum positive change from nominal current

011110

•

000001 = Minimum positive change from nominal current

000000 = Nominal current output specified by IRNG<1:0>

111111 = Minimum negative change from nominal current

•

100010

100001 = Maximum negative change from nominal current

bit 1-0 IRNG<1:0>: Current Range Select bits(3)

11 = 100 times base current

10 = 10 times base current

01 = Base current level

00 = 1000 times base current(4)

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<2:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 30-41) in Section 30.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

26.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This section describes power-saving features for the PIC32MX330/350/370/430/450/470. The PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

26.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

26.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

26.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

26.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is Halted.
- The system clock source is typically shutdown.
 See Section 26.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset.
- · On a WDT time-out.

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

26.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half: therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- · On a WDT time-out interrupt

26.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

26.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 26-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

TABLE 26-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
I2C1	I2C1MD	PMD5<16>
I2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the lists of available peripherals.

^{2:} Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

26.4.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- · Control register lock sequence
- · Configuration bit select lock

26.4.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

26.4.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

27.0 SPECIAL FEATURES

Note 1: This data sheet summarizes the features of the PIC32MX330/350/370/ 430/450/470 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Timer" (DS60001114), Power-up Section 32. "Configuration" (DS60001124) and Section "Programming and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web (www.microchip.com/PIC32).

PIC32MX330/350/370/430/450/470 devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- · Flexible device configuration
- Watchdog Timer (WDT)
- · Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming™ (ICSP™)

27.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- · DEVCFG2: Device Configuration Word 2
- · DEVCFG3: Device Configuration Word 3
- · CFGCON: Configuration Control Register

In addition, the DEVID register (Register 27-6) provides device and revision information.

REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31:24	_	_	_	CP	_	_	_	BWP	
22.46	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P	
23:16	_	_	_	_	PWP<7:0>				
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1	
15:8		PWP<	3:0>		_	_	_	_	
7.0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P	
7:0	_	_		ICESE	L<1:0>	JTAGEN ⁽¹⁾	DEBU	G<1:0>	

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Reserved: Write '0' bit 30-29 Reserved: Write '1' bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external pro-

gramming device.

1 = Protection is disabled 0 = Protection is enabled

bit 27-25 Reserved: Write '1'

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

REGISTER 27-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable 0 = Boot Flash is not writable

bit 23-20 Reserved: Write '1'

bit 19-12 PWP<7:0>: Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

```
11111111 = Disabled
11111110 = 0xBD00 0FFF
11111101 = 0xBD00 1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00_4FFF
11111001 = 0xBD00_5FFF
11111000 = 0xBD00 6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00 AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00 CFFF
11110001 = 0xBD00 DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
01111111 = 0xBD07 FFFF
Reserved: Write '1'
```

bit 11-5

bit 4-3 ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits

> 11 = PGEC1/PGED1 pair is used 10 = PGEC2/PGED2 pair is used 01 = PGEC3/PGED3 pair is used 00 = Reserved

JTAGEN: JTAG Enable bit(1) bit 2

1 = JTAG is enabled 0 = JTAG is disabled

DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled) bit 1-0

> 1x = Debugger is disabled 0x = Debugger is enabled

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

REGISTER 27-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	R/P	R/P
31:24		_	_	-	_	_	FWDTWI	NSZ<1:0>
00.40	R/P	R/P	r-1	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN	WINDIS	_	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	/<1:0>	FPBDI	V<1:0>	_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO	_	FSOSCEN	_	_	F	NOSC<2:0>	•

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-26 Reserved: Write '1'

bit 25-24 FWDTWINSZ: Watchdog Timer Window Size bits

11 = Window size is 25%

10 = Window size is 37.5%

01 = Window size is 50%

00 = Window size is 75%

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = Watchdog Timer is enabled and cannot be disabled by software

0 = Watchdog Timer is not enabled; it can be enabled in software

bit 22 WINDIS: Watchdog Timer Window Enable bit

1 = Watchdog Timer is in non-Window mode

0 = Watchdog Timer is in Window mode

bit 21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 **= 1:524288**

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01001 = 1:512

01000 = 1:256 00111 = 1:128

00110 = 1:64

00101 = 1:32

00100 = 1:16

00011 = 1:8

0.0011 - 1.6

00010 = 1:4

00001 = 1:200000 = 1:1

All other combinations not shown result in operation = 10100

Note 1: Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

REGISTER 27-2: **DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)** bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits 11 = PBCLK is SYSCLK divided by 8 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1 bit 11 Reserved: Write '1' bit 10 **OSCIOFNC:** CLKO Enable Configuration bit 1 = CLKO output disabled 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00) bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits 11 = Primary Oscillator disabled 10 = HS Oscillator mode selected 01 = XT Oscillator mode selected 00 = External Clock mode selected bit 7 IESO: Internal External Switchover bit 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled) 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled) bit 6 Reserved: Write '1' bit 5 FSOSCEN: Secondary Oscillator Enable bit 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator bit 4-3 Reserved: Write '1' bit 2-0 FNOSC<2:0>: Oscillator Selection bits 111 = Fast RC Oscillator with divide-by-N (FRCDIV) 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler 101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (Sosc) 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL) 010 = Primary Oscillator (XT, HS, EC)(1) 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL) 000 = Fast RC Oscillator (FRC)

REGISTER 27-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	_	_	_	_		_	_
22.46	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16	_	_	_	_	_	FPLLODIV<2:0>		
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN ⁽¹⁾	_	_	_	_	UP	LLIDIV<2:0>	(1)
7.0	r-1	R/P-1	R/P	R/P-1	r-1	R/P	R/P	R/P
7:0	_	F	PLLMUL<2:0	>	_	F	PLLIDIV<2:0	>

egend: r = Reserved bit P = Programmable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

```
bit 31-19 Reserved: Write '1'
```

bit 18-16 FPLLODIV<2:0>: Default PLL Output Divisor bits

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4 001 = PLL output divided by 2

000 = PLL output divided by 1

bit 15 UPLLEN: USB PLL Enable bit(1)

1 = Disable and bypass USB PLL

0 = Enable USB PLL

bit 14-11 Reserved: Write '1'

bit 10-8 **UPLLIDIV<2:0>:** USB PLL Input Divider bits⁽¹⁾

111 = 12x divider

110 = 10x divider

101 = 6x divider

100 = 5x divider

011 = 4x divider

010 = 3x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

bit 7 Reserved: Write '1'

bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits

111 = 24x multiplier

110 = 21x multiplier

101 = 20x multiplier

100 = 19x multiplier

011 = 18x multiplier

OTT = 10x multiplier

010 = 17x multiplier 001 = 16x multiplier

000 = 15x multiplier

bit 3 Reserved: Write '1'

Note 1: This bit is available on PIC32MX4XX devices only.

REGISTER 27-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 **= 6x divider**

100 **= 5x divider**

011 = 4x divider

010 = 3x divider

001 = 2x divider 000 = 1x divider

Note 1: This bit is available on PIC32MX4XX devices only.

REGISTER 27-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/P	R/P	R/P	R/P	U-0	U-0	U-0	U-0	
31.24	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_	_	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	R/P	R/P	R/P	
23.10	_	_	_	_	_	FS	FSRSSEL<2:0>		
15.0	R/P R/P								
15:8 USERID<15:8>									
7:0	R/P R/P								
7.0				USERID<	7:0>		•		

Legend:	r = Reserved bit	P = Programmable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 31 FVBUSONIO: USB VBUS_ON Selection bit

1 = VBUSON pin is controlled by the USB module

0 = VBUSON pin is controlled by the port function

bit 30 FUSBIDIO: USB USBID Selection bit

1 = USBID pin is controlled by the USB module

0 = USBID pin is controlled by the port function

bit 29 **IOL1WAY:** Peripheral Pin Select Configuration bit

1 = Allow only one reconfiguration0 = Allow multiple reconfigurations

bit 28 PMDL1WAY: Peripheral Module Disable Configuration bit

1 = Allow only one reconfiguration

0 = Allow multiple reconfigurations

bit 27-19 Unimplemented: Read as '0'

bit 18-16 FSRSSEL<2:0>: Shadow Register Set Priority Select bit

These bits assign an interrupt priority to a shadow register.

111 = Shadow register set used with interrupt priority 7

110 = Shadow register set used with interrupt priority 6

101 = Shadow register set used with interrupt priority 5

100 = Shadow register set used with interrupt priority 4

011 = Shadow register set used with interrupt priority 3

010 = Shadow register set used with interrupt priority 2

001 = Shadow register set used with interrupt priority 1

000 = Shadow register set used with interrupt priority 0

bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

REGISTER 27-5: CFGCON: CONFIGURATION CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	-	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	-	_	_	_	_	_	_
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
15:8	_	1	IOLOCK ⁽¹⁾	PMDLOCK ⁽¹⁾	_	_		_
7.0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	U-0	R/W-1
7:0	_	1		_	JTAGEN	TROEN		TDOEN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 **IOLOCK:** Peripheral Pin Select Lock bit⁽¹⁾

1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed.

0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed.

bit 12 **PMDLOCK:** Peripheral Module Disable bit⁽¹⁾

1 = Peripheral module is locked. Writes to PMD registers is not allowed.

0 = Peripheral module is not locked. Writes to PMD registers is allowed.

bit 11-4 Unimplemented: Read as '0'

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable the JTAG port

0 = Disable the JTAG port

bit 2 TROEN: Trace Output Enable bit

1 = Enable trace outputs and start trace clock (trace probe must be present)

0 = Disable trace outputs and stop trace clock

bit 1 **Unimplemented:** Read as '0'

bit 0 TDOEN: TDO Enable for 2-Wire JTAG

1 = 2-wire JTAG protocol uses TDO

0 = 2-wire JTAG protocol does not use TDO

Note 1: To change this bit, the unlock sequence must be performed. Refer to **Section 6. "Oscillator"** (DS60001112) in the "PIC32 Family Reference Manual" for details.

REGISTER 27-6: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	R	R	R	R	R	R	R	R
31:24		VER<	<3:0> ⁽¹⁾			DEVID<27	7:24> ⁽¹⁾	
00.40	R	R	R	R	R	R	R	R
23:16				DEVID<2	3:16> ⁽¹⁾			
45.0	R	R	R	R	R	R	R	R
15:8	DEVID<15:8> ⁽¹⁾							
7.0	R	R	R	R	R	R	R	R
7:0				DEVID<	7:0> ⁽¹⁾			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

27.2 Watchdog Timer (WDT)


This section describes the operation of the WDT and Power-up Timer of the PIC32MX330/350/370/430/450/470.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

FIGURE 27-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



REGISTER 27-7: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	-	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,2)	_	_	_	_	_	_	_
7:0	U-0	R-y	R-y	R-y	R-y	R-y	R/W-0	R/W-0
7:0			S	WDTWINEN	WDTCLR			

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Watchdog Timer Enable bit^(1,2)

1 = Enables the WDT if it is not enabled by the device configuration

0 = Disable the WDT if it was enabled in software

bit 14-7 Unimplemented: Read as '0'

bit 6-2 **SWDTPS<4:0>:** Shadow Copy of Watchdog Timer Postscaler Value from Device Configuration bits On reset, these bits are set to the values of the WDTPS <4:0> of Configuration bits.

bit 1 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer0 = Disable windowed Watchdog Timer

bit 0 WDTCLR: Watchdog Timer Reset bit

1 = Writing a '1' will clear the WDT

0 = Software cannot force this bit to a '0'

Note 1: A read of this bit results in a '1' if the Watchdog Timer is enabled by the device configuration or software.

2: When using the 1:1 PBCLK divisor, the user's software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

27.3 On-Chip Voltage Regulator

All PIC32MX330/350/370/430/450/470 devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX330/350/370/430/450/470 family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 27-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 30.1 "DC Characteristics".

Note: It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.

27.3.1 HIGH VOLTAGE DETECT (HVD)

The HVD module monitors the core voltage at the VCAP pin. If a voltage above the required level is detected on VCAP, the I/O pins are disabled and the device is held in Reset as long as the HVD condition persists. See parameter HV10 (VHVD) in Table 30-11 in Section 30.1 "DC Characteristics" for more information.


27.3.2 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

27.3.3 ON-CHIP REGULATOR AND BOR

PIC32MX330/350/370/430/450/470 devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in Section 30.1 "DC Characteristics".

FIGURE 27-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



Note 1: These are typical operating voltages. Refer to Section 30.1 "DC Characteristics" for the full operating ranges of VDD.

- 2: It is important that the low-ESR capacitor is placed as close as possible to the VCAP pin.
- **3:** The typical voltage on the VCAP pin is 1.8V.


27.4 Programming and Diagnostics

PIC32MX330/350/370/430/450/470 devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 27-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE



28.0 INSTRUCTION SET

The PIC32MX330/350/370/430/450/470 family instruction set complies with the MIPS32 $^{\circledR}$ Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- · Core extend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

NOTES:

29.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C® for Various Device Families
 - MPASM™ Assembler
 - MPLINK™ Object Linker/ MPLIB™ Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- · Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

29.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- MPLAB IDE compatibility

29.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F. PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX330/350/370/430/450/470 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX330/350/370/430/450/470 devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings (See Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.3V (Note 3)	-0.3V to +6.0V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to Vusb3v3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	200 mA
Maximum output current sourced/sunk by any 4x I/O pin	15 mA
Maximum output current sourced/sunk by any 8x I/O pin	25 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA

- **Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
 - **4:** All specifications in this section are Preliminary, with the exception of the Power-Down Current for PIC32MX350/450 devices, which are Advance Information (see Table 30-7).

30.1 DC Characteristics

TABLE 30-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range Temp. Range		Max. Frequency
Citatacteristic	(in Volts)	(in °C)	PIC32MX330/350/370/430/450/470
DC5	2.3-3.6V ⁽¹⁾	-40°C to +85°C	80 MHz
DC5b	2.3-3.6V ⁽¹⁾	-40°C to +105°C	80 MHz

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 30-10 for VBORMIN values.

TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD	PINT + PI/O			W
I/O Pin Power Dissipation: I/O = S (({VDD – VOн} x IOн) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(TJ – TA)/θJ	Α	W

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θЈА	28		°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θЈА	47	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 124-pin VTLA	θЈА	21		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol Characteristics			Typical	Max.	Units	Conditions		
Operating Voltage									
DC10	VDD	Supply Voltage	2.3	_	3.6	V	_		
DC12	VDR	RAM Data Retention Voltage (Note 1)	1.75	_		V	_		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	V	_		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/µs	ı		

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA TICS	CTERIS-		(unless of	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Parameter No.	Typical ⁽³⁾	Maximum	Units	es Conditions					
Operating Current (IDD) ^(1,2)									
DC20	2.5	4	mA	4 MHz					
DC21	6	9	mA	10 MI	Hz (Note 4)				
DC22	11	17	mA	20 MI	Hz (Note 4)				
DC23	21	32	mA	40 MI	Hz (Note 4)				
DC24	30	45	mA	60 MHz (Note 4)					
DC25	40	60	mA	80 MHz					
DC26	100	_	μA	+25°C, 3.3V LPRC (31 kHz) (Note 4)					

- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
 - 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
 - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
 - No peripheral modules are operating (ON bit = 0), but the associated PMD bit is clear
 - · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - · All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while (1) statement from Flash
 - · RTCC and JTAG are disabled
 - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 4: This parameter is characterized, but not tested in manufacturing.

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Parameter No.	Typical ⁽²⁾	Maximum	Units Conditions							
Idle Current (III	DLE): Core Of	f, Clock on E	Base Curre	nt (Note 1)						
DC30a	1	2	mA 4 MHz							
DC31a	3	5	mA 10 MHz (Note 3)							
DC32a	5	7	mA		20 MHz (Note 3)					
DC33a	8	13	mA		40 MHz (Note 3)					
DC34a	11	18	mA		60 MHz (Note 3)					
DC34b	15	24	mA	80 MHz						
DC37a	100	_	mA	-40°C	LPRC (31 kHz)					
DC37b	250	_	mA	+25°C	(Note 3)					
DC37c	380	_	mA	+85°C						

Note 1: The test conditions for IIDLE measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- · OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode (CPU core is halted), program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: This parameter is characterized, but not tested in manufacturing.

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHA	RACTER-			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Typical ⁽²⁾	Maximum	Units		Conditions						
PIC32M	X330/430 D	evices Only	<i>'</i>								
Power-D	Oown Curre	ent (IPD) (No	te 1)								
DC40k	12	16	μА	-40°C							
DC40I	21	28	μΑ	+25°C	Base Power-Down Current						
DC40n	128	167	μΑ	+85°C	Dase Power-Down Current						
DC40m	261	419	μΑ	+105°C							
Module Differential Current											
DC41e	6.7	_	μΑ	3V	Watchdog Timer Current: ∆IWDT (Note 3)						
DC42e	29.1	_	μΑ	3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)						
DC43d	1000		μΑ	3V	ADC: ΔIADC (Notes 3,4)						
PIC32M	X350/450 D	evices Only	(Note 5)								
Power-D	Oown Curre	ent (IPD) (No	te 1)								
DC40k	12	19	μΑ	-40°C							
DC40I	26	42	μΑ	+25°C	Base Power-Down Current						
DC40n	220	352	μΑ	+85°C	Dasc i ower-bown ounem						
DC40m	468	749	μΑ	+105°C							
Module	Differentia	Current									
DC41e	6.7	_	μΑ	3V	Watchdog Timer Current: ∆IWDT (Note 3)						
DC42e	29.1	_	μΑ	3V RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)							
DC43d	1000	_	μΑ	3V	ADC: ΔIADC (Notes 3,4)						

Note 1: The test conditions for IPD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- · OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: The Power-Down Current specifications for PIC32MX350/450 devices is Advance Information.

TABLE 30-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	ARACTE	ERISTICS	Standard Opera stated) Operating tempe	_	ΓA ≤ +8	3.6V (unless otherwise 35°C for Industrial 05°C for V-temp	
Param. No.	Symb.	Characteristics	Min.	Max.	Units	Conditions	
		Input Low Voltage					
DI10	VIL	I/O Pins with PMP	Vss	_	0.15 VDD	V	
		I/O Pins	Vss	_	0.2 VDD	V	
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)
		Input High Voltage					
DI20	VIH	I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 VDD		Vdd	V	(Note 4,6)
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	_	5.5	V	(Note 4,6)
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 VDD	_	5.5	V	
DI28		SDAx, SCLx	0.65 VDD	_	5.5	V	SMBus disabled (Note 4,6)
DI29		SDAx, SCLx	2.1	_	5.5	>	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4,6)
DI30	ICNPU	Change Notification Pull-up Current	50	250	400	μА	VDD = 3.3V, VPIN = VSS (Note 6)
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	_	50	_	μA	VDD = 3.3V, VPIN = VDD

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - 5: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
 - 7: VIL source < (VSS 0.3). Characterized but not tested.
 - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
 - **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
 - **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., Vih Source > (VDD + 0.3) or Vil source < (VSS 0.3)).
 - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

TABLE 30-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Opera stated) Operating tempe	ditions: 2.3V to 3.6V (unless otherwise $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp			
Param. No.	Symb.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
		Input Leakage Current (Note 3)					
DI50	lıL	I/O Ports	_	_	<u>+</u> 1	μА	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
DI51		Analog Input Pins	_	_	<u>+</u> 1	μА	Vss ≤ Vpin ≤ Vdd, Pin at high-impedance
DI55		MCLR ⁽²⁾	_	_	<u>+</u> 1	μΑ	$Vss \leq Vpin \leq Vdd$
DI56		OSC1	_	_	<u>+</u> 1	μА	VSS ≤ VPIN ≤ VDD, XT and HS modes
							Pins with Analog functions. Exceptions: [N/A] = 0 mA max
DI60a	licl	Input Low Injection Current	0	_	-5 ^(7,10)	mA	Digital 5V tolerant designated pins. Exceptions: [N/A] = 0 mA max
							Digital non-5V tolerant designated pins. Exceptions: [N/A] = 0 mA max

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - **3:** Negative current is defined as current sourced by the pin.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - 5: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
 - 7: VIL source < (Vss 0.3). Characterized but not tested.
 - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
 - **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
 - **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., Vih Source > (VDD + 0.3) or Vil source < (Vss 0.3)).
 - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

TABLE 30-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	RACTE	RISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symb.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
DI60b	ІІСН	Input High Injection Current	0	_	+5(8,9,10)	mA	Pins with Analog functions. Exceptions: [SOSCI] = 0 mA max. Digital 5V tolerant designated pins (VIH < 5.5V) ⁽⁹⁾ . Exceptions: [All] = 0 mA max. Digital non-5V tolerant designated pins. Exceptions: [N/A] = 0 mA max.
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽¹¹⁾	_	+20(11)	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.
 - **4:** This parameter is characterized, but not tested in manufacturing.
 - 5: See the "Pin Diagrams" section for the 5V tolerant pins.
 - **6:** The VIH specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
 - 7: VIL source < (Vss 0.3). Characterized but not tested.
 - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
 - **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
 - **10:** Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., Vih Source > (VDD + 0.3)) or Vil source < (VSS 0.3)).
 - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

TABLE 30-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)						
ARACIEK	31103	Operatin	ig tempe	erature		≤ Ta ≤ +85°C for Industrial ≤ Ta ≤ +105°C for V-temp			
Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
DO10 Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	V	$IOL \le 9 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6	_	_	0.4	>	$IOL \le 15 \text{ mA}, VDD = 3.3V$			
Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V			
	Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6	2.4	_	_	V	IOH ≥ -15 mA, VDD = 3.3V			
	Output High Voltage	1.5 ⁽¹⁾	_	_		IOH \geq -14 mA, VDD = 3.3V			
	4x Source Driver Pins - All I/O	2.0 ⁽¹⁾	_	_	V	IOH ≥ -12 mA, VDD = 3.3V			
Vou1	output pins not defined as 8x Sink Driver pins	3.0 ⁽¹⁾	_	_		IOH ≥ -7 mA, VDD = 3.3V			
VONI	Output High Voltage	1.5 ⁽¹⁾	_	_	٧	IOH \geq -22 mA, VDD = 3.3V			
	8x Source Driver Pins - RC15,	2.0 ⁽¹⁾	_			IOH ≥ -18 mA, VDD = 3.3V			
	RD2, RD10, RF6, RG6	3.0 ⁽¹⁾	_			IOH \geq -10 mA, VDD = 3.3V			
	Symbol Vol	Symbol Characteristic Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Sink Driver pins Output High Voltage I/O Pins:	Symbol Characteristic Min. Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output Low Voltage I/O Pins: 8x Sink Driver pins Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Sink Driver pins Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Sink Driver pins Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6 Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6	Symbol Characteristic Min. Typ. Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6	Characteristic Min. Typ. Max.	Comparing temperature Comp			

Note 1: Parameters are characterized, but not tested.

TABLE 30-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾	Typical	Max.	Units	Conditions		
BO10	-	BOR Event on VDD transition high-to-low	2.0	_	2.3	٧	_		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 30-11: ELECTRICAL CHARACTERISTICS: HVD

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp					
Param. No. ⁽¹⁾	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
HV10	VHVD	High Voltage Detect on VCAP pin	_	2.5	_	V	_	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 30-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Conditions					
		Program Flash Memory ⁽³⁾							
D130	EP	Cell Endurance	20,000	_	_	E/W	_		
D131	VPR	VDD for Read	2.3	_	3.6	V	_		
D132	VPEW	VDD for Erase or Write	2.3	_	3.6	V	_		
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA	_		
	Tww	Word Write Cycle Time	44	_	59	μs	_		
D136	Trw	Row Write Cycle Time ⁽²⁾	2.8	3.3	3.8	ms	_		
D137	TPE	Page Erase Cycle Time	22	_	29	ms	_		
	TCE	Chip Erase Cycle Time	86	_	116	ms	_		

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
 - 2: The minimum SYSCLK for row programming is 8 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
 - **3:** Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.

TABLE 30-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATE

DC CHARACTERISTICS		tions: 2.3V to 3.6V $0^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $0^{\circ}C \le TA \le +105^{\circ}C$ for V-temp				
Required Flash Wait States	SYSCLK Units Conditions					
0 Wait State	0-30	MHz	_			
1 Wait State	31-60	MHz	_			
2 Wait States	61-80 MHz —					

TABLE 30-14: COMPARATOR SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	AVDD = VDD, AVSS = VSS		
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)		
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VICM = (VDD - 1)V (Note 2)		
D303	TRESP	Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Notes 1,2)		
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μS	Comparator module is configured before setting the comparator ON bit (Note 2)		
D305	IVREF	Internal Voltage Reference	1.14	1.2	1.26	V	_		
D312	TSET	Internal Voltage Reference Setting time (Note 3)	_	_	10	μs	_		

- **Note 1:** Response time measured with one comparator input at (VDD 1.5)/2, while the other input transitions from Vss to VDD.
 - **2:** These parameters are characterized but not tested.
 - 3: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

TABLE 30-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No. Symbol Characteristics			Min.	Typical	Max.	Units	Comments		
D321	CEFC	External Filter Capacitor Value	8	10	1	μF	Capacitor must be low series resistance (1 ohm). Typical voltage on the VCAP pin is 1.8V.		

30.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX330/350/370/430/450/470 AC characteristics and timing parameters.

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions					
DO50	Cosco	OSC2 pin	_	_	15	pF	In XT and HS modes when an external crystal is used to drive OSC1	
DO56	Сю	All I/O pins and OSC2	_	_	50	pF	EC mode	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I ² C™ mode	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-2: EXTERNAL CLOCK TIMING




TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	C CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		80 80	MHz MHz	EC (Note 4) ECPLL (Note 3)	
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 4)	
OS12			4	_	10	MHz	XTPLL (Notes 3,4)	
OS13			10	_	25	MHz	HS (Note 5)	
OS14			10	_	25	MHz	HSPLL (Notes 3,4)	
OS15			32	32.768	100	kHz	Sosc (Note 4)	
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	_	_	_	_	See parameter OS10 for Fosc value	
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	_	_	ns	EC (Note 4)	
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_	_	0.05 x Tosc	ns	EC (Note 4)	
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 4)	
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 4)	
OS42	Gм	External Oscillator Transconductance	_	12	_	mA/V	VDD = 3.3V, TA = +25°C (Note 4)	

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.
 - 2: Instruction cycle period (TcY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
 - 3: PLL input requirements: 4 MHz \leq FPLLIN \leq 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.
 - 4: This parameter is characterized, but not tested in manufacturing.

TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS

AC CHA	ARACTERISTICS (unless			Operating Conditions: 2.3V to 3.6V therwise stated) temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Characteristi	Min.	Typical	Max.	Units	Conditions	
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		3.92	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51	Fsys	On-Chip VCO System Frequency		60	_	120	MHz	_

Note 1: These parameters are characterized, but not tested in manufacturing.

PLL Start-up Time (Lock Time)

(Period Jitter or Cumulative)

CLKO Stability(2)

OS52

OS53

TLOCK

DCLK

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

2

+0.25

ms

%

period

Measured over 100 ms

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

-0.25

For example, if SYSCLK = 40 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{40}{20}}} = \frac{D_{CLK}}{1.41}$$

TABLE 30-19: INTERNAL FRC ACCURACY

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{Ta} \leq +105^{\circ}\text{C}$ for V-temp							
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions			
Internal	Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾								
F20b	FRC	-0.9	_	+0.9	%	_			

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

TABLE 30-20: INTERNAL LPRC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Characteristics		Typical	Max.	Units	Conditions			
LPRC @	LPRC @ 31.25 kHz ⁽¹⁾								
F21	LPRC	-15 — +15 % —				_			

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 30-3: I/O TIMING CHARACTERISTICS




TABLE 30-21: I/O TIMING REQUIREMENTS


AC CHAI	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp							
Param. No.	Symbol	Characteris	haracteristics ⁽²⁾		Typical ⁽¹⁾	Max.	Units	Conditions			
DO31	TioR	Port Output Rise Time		_	5	15	ns	VDD < 2.5V			
				_	5	10	ns	VDD > 2.5V			
DO32	TioF	Port Output Fall Tim	е		5	15	ns	VDD < 2.5V			
				_	5	10	ns	VDD > 2.5V			
DI35	TINP	INTx Pin High or Low Time		10	_	_	ns	_			
DI40	TRBP	CNx High or Low Tir	me (input)	2	_	_	Tsysclk	_			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


2: This parameter is characterized, but not tested in manufacturing.

FIGURE 30-4: POWER-ON RESET TIMING CHARACTERISTICS

Internal Voltage Regulator Enabled
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



Internal Voltage Regulator Enabled
Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)



- Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
 - 2: Includes interval voltage regulator stabilization delay.

FIGURE 30-5: EXTERNAL RESET TIMING CHARACTERISTICS




TABLE 30-22: RESETS TIMING

IABLL	ABLE 30-22. RESETS TIMING									
AC CHARACTERISTICS										
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SY00	Tpu	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_			
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles	_	_	_			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_			
SY30	TBOR	BOR Pulse Width (low)	_	1		μS	_			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 30-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 30-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature	-40° C \leq TA \leq +85 $^{\circ}$ C for Industrial -40° C \leq TA \leq +105 $^{\circ}$ C for V-temp					

Param. No.	Symbol	Characteristics ⁽²⁾		Min.	Typical	Max.	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10		_	ns	_
TA11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns		_	ns	Must also meet parameter TA15
			Asynchronous, with prescaler	10	_	_	ns	1
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns	_	_	ns	VDD > 2.7V
				[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V
			Asynchronous, with prescaler	20	_	_	ns	V _{DD} > 2.7V (Note 3)
				50	_	_	ns	V _{DD} < 2.7V (Note 3)
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by setting TCS bit (T1CON<1>))		32	_	100	kHz	_
TA20	TCKEXTMRL	Delay from External TxCK Clock Edge to Timer Increment		_		1	Трв	_

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

TABLE 30-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp

Param. No.	Symbol	Characteristics ⁽¹⁾		Min.	Max.	Units	Condit	ions
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15	value (1, 2, 4, 8,
TB11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15	16, 32, 64, 256)
TB15	TTXP	TxCK Input	Synchronous, with prescaler	[(Greater of [(25 ns or 2 TPB)/N] + 30 ns	_	ns	VDD > 2.7V	
		Period		[(Greater of [(25 ns or 2 TPB)/N] + 50 ns	_	ns	VDD < 2.7V	
TB20	TCKEXTMRL	_	External TxCK to Timer Increment	_	1	Трв		•

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 30-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard O		onditions: 2.3V ed)	to 3.6V			
AC CITA	INAC I EINI	01100	Operating te	Operating temperature -40°C ≤ TA ≤ +85°C for Industrial					
					$-40^{\circ}C \leq TA \leq +1$	105°C fo	or V-tem	р	
Param			(4)	•	•				

Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Max.	Units	Con	ditions
IC10	TccL	ICx Input Low Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	TccH	ICx Input High Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	
IC15	TccP	ICx Input Period	[(25 ns or 2 TPB)/N] + 50 ns	_	ns	_	

 $\textbf{Note 1:} \quad \text{These parameters are characterized, but not tested in manufacturing.}$

FIGURE 30-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Condition					
OC10	TccF	OCx Output Fall Time	ns See parameter DO32					
OC11	TccR	OCx Output Rise Time	_	_		ns	See parameter DO31	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 30-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param No.	Symbol	Characteristics ⁽¹⁾	Min Typical ⁽²⁾ Max Units Con				Conditions	
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50 — — ns —					

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

© 2012-2013 Microchip Technology Inc.

FIGURE 30-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS SCKx (CKP = 0)SP11 SP10 SP21 SP20 SCKx (CKP = 1)SP35 SP20 SP21 SDOx MSb LSb SP31 SP30 SDIx LSb In MSb In SP40 SP41 Note: Refer to Figure 30-1 for load conditions.

TABLE 30-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIST	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns	_
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_	_	ns	_
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 30-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 30-29: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions					
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	ns	_	
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_		ns	_	
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32	
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V	
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_	_	ns	_	
SP40	TDIV2scH,	Setup Time of SDIx Data Input to	15	_		ns	VDD > 2.7V	
	TDIV2scL	SCKx Edge	20	_	_	ns	VDD < 2.7V	
SP41	TscH2DIL,	Hold Time of SDIx Data Input	15	_	_	ns	VDD > 2.7V	
	TscL2DIL	to SCKx Edge	20	_	_	ns	VDD < 2.7V	

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPIx pins.

SSx SP52 SP50 SCKx (CKP = 0)SP70 SP73 SP72 SCKx(CKP = 1)SP73 SP72 SP35 LSb SDOx MSb Bit 14 SP51 SP30,SP31 SDIx MSb In Bit 14 LSb In SP40 SP41 Note: Refer to Figure 30-1 for load conditions.

FIGURE 30-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 30-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Condition					
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_		ns	_	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_		ns	_	
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32	
SP73	TscR	SCKx Input Rise Time	_	_		ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_		ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)		_		ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_	_	20	ns	VDD < 2.7V	
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	175	_	_	ns	_	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only 2: and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - Assumes 50 pF load on all SPIx pins.

FIGURE 30-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 30-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIST	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions					
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	_	
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	_	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_		-	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	20	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_	_	30	ns	VDD < 2.7V	
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10		_	ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	175	_	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 40 ns.
- 4: Assumes 50 pF load on all SPIx pins.

TABLE 30-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions					
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тscк + 20	_	_	ns	_	
SP60	TssL2DoV	SDOx Data Output Valid after SSx Edge	_	_	25	ns	_	

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 30-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)





FIGURE 30-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



Preliminary

TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operating (unless otherwise Operating temperating tempera	e stated) iture -40)°C ≤ Ta ≤	SV to 3.6V \$\(+85^\circ\) C for Industrial \$\(+105^\circ\) C for V-temp
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	TPB * (BRG + 2)	_	μS	_
			400 kHz mode	Трв * (BRG + 2)	_	μS	_
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_
			400 kHz mode	Трв * (BRG + 2)	_	μS	_
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF
			1 MHz mode (Note 2)	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF
			1 MHz mode (Note 2)	_	300	ns	
IM25	Tsu:dat	Data Input	100 kHz mode	250	_	ns	_
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode (Note 2)	100	_	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μS	_
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode (Note 2)	0	0.3	μS	
IM30	Tsu:sta	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	Only relevant for
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μS	Repeated Start
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	condition
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	After this period, the
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	μS	first clock pulse is
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)		μS	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μS	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	TPB * (BRG + 2)	_	ns	_
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	ns	

Note 1: BRG is the value of the I²C™ Baud Rate Generator.

^{2:} Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

^{3:} The typical value for this parameter is 104 ns.

TABLE 30-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Charac	teristics	Min. ⁽¹⁾	Max.	Units	Conditions		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	_		
		from Clock 4	400 kHz mode	_	1000	ns	_		
			1 MHz mode (Note 2)	_	350	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the		
			400 kHz mode	1.3	_	μS	bus must be free		
			1 MHz mode (Note 2)	0.5	_	μS	before a new transmission can start		
IM50	Св	Bus Capacitive L	oading.	_	400	pF	_		
IM51	TPGD	Pulse Gobbler D	elay	52	312	ns	See Note 3		

Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

^{2:} Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

^{3:} The typical value for this parameter is 104 ns.

FIGURE 30-16: 12Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 30-17: 12Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp				
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	PBCLK must operate at a minimum of 800 kHz	
			400 kHz mode	1.3	_	μS	PBCLK must operate at a minimum of 3.2 MHz	
			1 MHz mode (Note 1)	0.5	_	μS	_	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	PBCLK must operate at a minimum of 800 kHz	
			400 kHz mode	0.6	_	μS	PBCLK must operate at a minimum of 3.2 MHz	
			1 MHz mode (Note 1)	0.5	_	μS	_	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode (Note 1)	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF	
			1 MHz mode (Note 1)	_	300	ns		
IS25	Tsu:dat	Data Input	100 kHz mode	250		ns	_	
		Setup Time	400 kHz mode	100		ns		
			1 MHz mode (Note 1)	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 1)	0	0.3	μS		
IS30	Tsu:sta	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_	ns	Start condition	
			1 MHz mode (Note 1)	250	_	ns		
IS31	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first	
		Hold Time	400 kHz mode	600	_	ns	clock pulse is generated	
			1 MHz mode (Note 1)	250	_	ns		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000		ns	_	
		Setup Time	400 kHz mode	600	_	ns		
			1 MHz mode (Note 1)	600	_	ns		

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 30-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp			
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	_
		Hold Time	400 kHz mode	600	_	ns	
			1 MHz mode (Note 1)	250		ns	
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	_
		Clock	400 kHz mode	0	1000	ns	
			1 MHz mode (Note 1)	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the bus
			400 kHz mode	1.3	_	μS	must be free before a new
			1 MHz mode (Note 1)	0.5	_	μS	transmission can start
IS50	CB	Bus Capacitive Lo	ading	_	400	рF	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 30-34: ADC MODULE SPECIFICATIONS

AC CHA	RACTERIS	STICS ⁽⁵⁾	Standard Op (unless othe Operating ter	rwise state	ed)		3.6V C for Industrial
			Operating ter	nperature			°C for V-temp
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device :	Supply						
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	>	_
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	_
Referen	ce Inputs						
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVDD	V	(Note 1)
AD05a			2.5	_	3.6	V	VREFH = AVDD (Note 3)
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH - 2.0	V	(Note 1)
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0	_	AVDD	٧	(Note 3)
AD08	IREF	Current Drain	_	250 —	400 3	μ Α μ Α	ADC operating ADC off
Analog	Input			•	•		
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	_
AD13	VINL	Absolute VINL Input Voltage	AVss - 0.3	_	AVDD/2	V	_
AD14	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	_
AD15		Leakage Current	_	+/- 0.001	+/-0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3.3V$ Source Impedance = $10 \text{ k}\Omega$
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	_	5K	Ω	(Note 1)
ADC Ac	curacy – N	leasurements with Exter	rnal VREF+/VR	EF-			
AD20c	Nr	Resolution	1	0 data bits		bits	_
AD21c	INL	Integral Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	GERR	Gain Error	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24n	EOFF	Offset Error	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c	_	Monotonicity	_	_	_	_	Guaranteed

- Note 1: These parameters are not characterized or tested in manufacturing.
 - 2: With no missing codes.
 - **3:** These parameters are characterized, but not tested in manufacturing.
 - 4: Characterized with a 1 kHz sine wave.
 - **5:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 30-10 for VBORMIN values.

TABLE 30-34: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHARACTERISTICS ⁽⁵⁾			(unless othe	rwise state	enditions: 2.5V to 3.6V ad) $-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial}$ $-40^{\circ}C \leq TA \leq +105^{\circ}C \text{ for V-temp}$			
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
ADC Ac	curacy – N	leasurements with Inter	nal VREF+/VRE	F-				
AD20d	Nr	Resolution	1	0 data bits		bits	(Note 3)	
AD21d	INL	Integral Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD22d	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)	
AD23d	GERR	Gain Error	> -4	_	< 4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD24d	EOFF	Offset Error	> -2	_	< 2	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD25d	_	Monotonicity	_	_		_	Guaranteed	
Dynami	c Performa	ince						
AD31b	SINAD	Signal to Noise and Distortion	55	58		dB	(Notes 3,4)	
AD34b	ENOB	Effective Number of Bits	9	9.5	_	bits	(Notes 3,4)	

Note 1: These parameters are not characterized or tested in manufacturing.

- 2: With no missing codes.
- 3: These parameters are characterized, but not tested in manufacturing.
- 4: Characterized with a 1 kHz sine wave.
- **5:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 30-10 for VBORMIN values.

TABLE 30-35: 10-BIT CONVERSION RATE PARAMETERS

A	C CHARACTERI	STICS ⁽²)	(unless	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp					
ADC Input	ADC Speed	TAD Min.	Sampling Time Min.	Rs Max.	VDD	ADC Channels Configuration				
AN0-AN14	1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX SHA ADC				
	Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX SHA ADC ANX or Vref-				
AN15-AN27	400 ksps ⁽¹⁾	154 ns	1000 ns	500Ω	3.0V to 3.6V	ANX CHX ADC				

Note 1: External VREF- and VREF+ pins must be used for correct operation.

^{2:} These parameters are characterized, but not tested in manufacturing.

TABLE 30-36: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
Clock P	arameter	s							
AD50	TAD	ADC Clock Period ⁽²⁾	65	_	_	ns	See Table 30-35		
Convers	sion Rate								
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_		
AD56	FCNV	Throughput Rate	_		1000	ksps	AVDD = 3.0V to 3.6V		
		(Sampling Speed) ⁽⁴⁾	_	_	400	ksps	AVDD = 2.5V to 3.6V		
AD57	TSAMP	Sample Time	1 TAD		_	_	TSAMP must be $\geq 132 \text{ ns}$		
Timing	Paramete	rs							
AD60	TPCS	Conversion Start from Sample Trigger ⁽³⁾		1.0 TAD	_	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected		
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_		
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾	_	0.5 TAD	_	_	_		
AD63	TDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽³⁾	_	_	2	μS	_		


Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

^{3:} Characterized by design but not tested.

^{4:} Refer to Table 30-35 for detailed conditions.

FIGURE 30-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)



- 1 Software sets ADxCON. SAMP to start sampling.
- ② Sampling starts after discharge period. TSAMP is described in Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104) in the "PIC32 Family Reference Manual".
- 3 Software clears ADxCON. SAMP to start conversion.
- (4) Sampling ends, conversion sequence starts.
- (5) Convert bit 9.
- 6 Convert bit 8.
- (7) Convert bit 0.
- (8) One TAD for end of conversion.






FIGURE 30-20: PARALLEL SLAVE PORT TIMING




TABLE 30-37: PARALLEL SLAVE PORT REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-temp						
Para m.No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. Max. Units Conditions						
PS1	TdtV2wr H	Data In Valid before WR or CS Inactive (setup time)	20	_	_	ns	_		
PS2	TwrH2dt I	WR or CS Inactive to Data-In Invalid (hold time)	40	_	_	ns	_		
PS3	TrdL2dt V	RD and CS Active to Data-Out Valid	_	_	60	ns	_		
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	0	_	10	ns	_		
PS5	Tcs	CS Active Time	TpB + 40	_	_	ns	_		
PS6	Twr	WR Active Time	TPB + 25	_		ns			
PS7	TRD	RD Active Time	TPB + 25	_	_	ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

DS60001185B-page 308

FIGURE 30-21: PARALLEL MASTER PORT READ TIMING DIAGRAM




TABLE 30-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв	1	_	_	
PM2	TADSU	Address Out Valid to PMALL/ PMALH Invalid (address setup time)	_	2 Трв		_	_	
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв		_	_	
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_	
PM5	TRD	PMRD Pulse Width	_	1 Трв	_	_	_	
PM6	Tosu	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_	
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80		ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




TABLE 30-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) $ \begin{array}{ll} \text{Operating temperature} & -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C for Industrial} \\ -40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C for V-temp} \end{array} $				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM11	Twr	PMWR Pulse Width	_	1 Трв	_	_	_
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 ТРВ	_	_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв	_	_	_

Note 1: These parameters are characterized, but not tested in manufacturing.

TABLE 30-40: OTG ELECTRICAL SPECIFICATIONS

AC CHA	AC CHARACTERISTICS								
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
USB313	VUSB3V3	USB Voltage	3.0	-	3.6	V	Voltage on Vusb3v3 must be in this range for proper USB operation		
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	_		
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	_		
USB318	VDIFS	Differential Input Sensitivity	_	_	0.2	V	The difference between D+ and D- must exceed this value while VCM is met		
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	_		
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	_		
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	14.25 kΩ load connected to 3.6V		
USB322	Vон	Voltage Output High	2.8	_	3.6	V	14.25 kΩ load connected to ground		

Note 1: These parameters are characterized, but not tested in manufacturing.

TABLE 30-41: CTMU CURRENT SOURCE SPECIFICATIONS

	DC CHAI	RACTERISTICS	Standard Operating Conditions:2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-temp								
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions				
CTMU CUR	CTMU CURRENT SOURCE										
CTMUI1	IOUT1	Base Range ⁽¹⁾	_	0.55	_	μA	CTMUICON<9:8> = 01				
CTMUI2	IOUT2	10x Range ⁽¹⁾	_	5.5		μΑ	CTMUICON<9:8> = 10				
CTMUI3	Іоит3	100x Range ⁽¹⁾	_	55	_	μΑ	CTMUICON<9:8> = 11				
CTMUI4	IOUT4	1000x Range ⁽¹⁾	_	550		μA	CTMUICON<9:8> = 00				
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	_	0.598	_	V	TA = +25°C, CTMUICON<9:8> = 01				
			_	0.658	_	V	TA = +25°C, CTMUICON<9:8> = 10				
			_	0.721	_	V	TA = +25°C, CTMUICON<9:8> = 11				
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92	_	mV/°C	CTMUICON<9:8> = 01				
		Change ^(1,2)	_	-1.74	_	mV/°C	CTMUICON<9:8> = 10				
			_	-1.56	_	mV/°C	CTMUICON<9:8> = 11				

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

- **2:** Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:
 - VREF+ = AVDD = 3.3V
 - · ADC module configured for conversion speed of 500 ksps
 - All PMD bits are cleared (PMDx = 0)
 - Executing a while(1) statement
 - · Device operating from the FRC with no PLL

FIGURE 30-23: EJTAG TIMING CHARACTERISTICS




TABLE 30-42: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Indust $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-ter					
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions		
EJ1	Ттсксус	TCK Cycle Time	25	_	ns	_		
EJ2	Ттскнідн	TCK High Time	10	_	ns	_		
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_		
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_		
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	_		
EJ6	Ттроопт	TDO Output Delay Time from Falling TCK	_	5	ns	_		
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_		
EJ8	TTRSTLOW	TRST Low Time	25		ns			
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

NOTES:

0.00


0.0

0.5

1.0

31.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS

Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.




1.5


Voltage (V)


2.0

2.5


3.0
















FIGURE 31-7: TYPICAL IIDLE CURRENT @ VDD = 3.3V








FIGURE 31-8: TYPICAL IDLE CURRENT @ VDD = 3.3V













FIGURE 31-13: TYPICAL CTMU TEMPERATURE DIODE FORWARD VOLTAGE



32.0 PACKAGING INFORMATION

32.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (14x14x1 mm)



Example



100-Lead TQFP (12x12x1 mm)



Example




Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3 can be found on the outer packaging for this package.

lote: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

32.1 Package Marking Information (Continued)


64-Lead QFN (9x9x0.9 mm)



Example



124-Lead VTLA (9x9x0.9 mm)



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.


: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

32.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Die	mension Limits	MIN	NOM	MAX
Number of Leads	N	64		
Lead Pitch	е	0.50 BSC		
Overall Height	Α	-	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dir	nension Limits	MIN	NOM	MAX
Number of Leads	N	100		
Lead Pitch	е	0.50 BSC		
Overall Height	А	-	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	3.5°	7°
Overall Width	E	16.00 BSC		
Overall Length	D	16.00 BSC		
Molded Package Width	E1	14.00 BSC		
Molded Package Length	D1	14.00 BSC		
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	IILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е	9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-193A Sheet 1 of 2

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		124	
Pitch	еT	0.50 BSC		
Pitch (Inner to outer terminal ring)	eR		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	6.40	6.55	6.70
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	6.40	6.55	6.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision A (July 2012)

This is the initial released version of the document.

Revision B (April 2013)

Note:

The status of this data sheet was updated to Preliminary; however, any electrical specifications listed for PIC32MX370/470 devices is to be considered Advance Information and is marked accordingly.

This revision includes the following updates, as shown in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/Graphics/Touch (HMI), USB,	SRAM was changed from 32 KB to 64 KB. Data Memory (KB) was changed from 32 to 64 for the following devices (see Table 1):
and Advanced Analog"	 PIC32MX350F256H PIC32MX350F256L PIC32MX450F256H PIC32MX450F256L The following devices were added:
	 PIC32MX370F512H PIC32MX370F512L PIC32MX470F512H PIC32MX470F512L
4.0 "Memory Organization"	The Memory Map for Devices with 256 KB of Program Memory was updated (see Figure 4-3).
	The Memory Map for Devices with 512 KB of Program Memory was added (see Figure 4-4).
7.0 "Interrupt Controller"	Updated the Interrupt IRQ, Vector and Bit Locations (see Table 7-1).
20.0 "Parallel Master Port (PMP)"	Added the CS2 bit and updated the ADDR bits in the Parallel Port Address register (see Register 20-3).
27.0 "Special Features"	Updated the PWP bit in the Device Configuration Word 3 register (see Register 27-4).
30.0 "Electrical Characteristics"	Note 2 in the DC Characteristics: Operating Current (IDD) were updated (see Table 30-5).
	Note 1 in the DC Characteristics: Idle Current (IIDLE) were updated (see Table 30-6).
	Note 1 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 30-7).
	Updated Program Memory values for parameters D135 (Tww), D136 (Trw), and D137 (TPE and TCE) (see Table 30-12).
31.0 "DC and AC Device Characteristics Graphs"	New IDD, IIDLE, and IPD current graphs were added for PIC32MX330/430 devices and PIC32MX350/450 devices.

INDEX

Α		CPU Module
AC Characteristics	282	CTMU
10-Bit Conversion Rate Parameters		Registers
ADC Specifications		Customer Change Notific
Analog-to-Digital Conversion Requirements		Customer Notification Se
EJTAG Timing Requirements		Customer Support
Internal FRC Accuracy		D
Internal RC Accuracy	284	DC and AC Characteristi
OTG Electrical Specifications	311	Graphs and Tables
Parallel Master Port Read Requirements		DC Characteristics
Parallel Master Port Write		I/O Pin Input Specifi
Parallel Master Port Write Requirements		I/O Pin Output Spec
Parallel Slave Port Requirements		Idle Current (IDLE).
PLL Clock Timing		Power-Down Currer
Analog-to-Digital Converter (ADC)	229	Program Memory
Assembler	000	Temperature and Ve
MPASM Assembler	200	Development Support
В		Direct Memory Access (D
Block Diagrams		E
ADC Module	229	_
Comparator I/O Operating Modes		Electrical Characteristics
Comparator Voltage Reference		AC
Connections for On-Chip Voltage Regulator		Errata
CPU		External Clock
CTMU Configurations		Timer1 Timing Requ
Time Measurement	243	Timer2, 3, 4, 5 Timing Requiremen
DMA	129	rining Kequiremen
I2C Circuit	200	F
Input Capture		Flash Program Memory .
Interrupt Controller		RTSP Operation
JTAG Programming, Debugging and Trace Ports		
Output Compare Module		Н
PMP Pinout and Connections to External Devices		High Voltage Detect (HV
Prefetch Module		Ī
Reset System		-
RTCC SPI Module		I/O Ports
Timer1		Parallel I/O (PIO)
Timer2/3/4/5 (16-Bit)		Write/Read Timing.
Typical Multiplexed Port Structure		Input Change Notification
UART		Instruction Set
WDT and Power-up Timer		Inter-Integrated Circuit (II Internal Voltage Reference
Brown-out Reset (BOR)		Internet Address
and On-Chip Voltage Regulator	262	Interrupt Controller
		IRG, Vector and Bit
С		•
C Compilers		M
MPLAB C18	266	Memory Maps
Charge Time Measurement Unit. See CTMU.		Devices with 128 Ki
Clock Diagram	110	Devices with 256 Ki
Comparator		Devices with 512 Ki
Specifications		Devices with 64 KB
Comparator Module		Memory Organization
Comparator Voltage Reference (CVref		Layout
Configuration Bit		Microchip Internet Web S
Configuring Analog Port Pins	108	MPLAB ASM30 Assembl
CPU Architecture Overview	24	MPLAB Integrated Devel
Architecture Overview		MPLAB PM3 Device Pro
Coro Exportion Types		MPLAB REAL ICE In-Cir
Core Exception Types		MPLINK Object Linker/M
EJTAG Debug Support	. 36 36	

CPU Module	7, 33
Registers	. 244
Customer Change Notification Service	
Customer Notification Service	
Customer Support	. 339
_	
D	
DC and AC Characteristics Graphs and Tables	. 315
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Power-Down Current (IPD)	
Program Memory	
Temperature and Voltage Specifications	
Development Support	
Direct Memory Access (DMA) Controller	
E	
Electrical Characteristics	. 269
AC	. 282
Errata	
External Clock	
Timer1 Timing Requirements	. 288
Timer2, 3, 4, 5 Timing Requirements	
Timing Requirements	
-	
F	
Flash Program Memory	93
RTSP Operation	93
•	93
н	
•	
High Voltage Detect (HVD)	
High Voltage Detect (HVD)	, 279
H High Voltage Detect (HVD)	, 279 . 167
H High Voltage Detect (HVD)	, 279 . 167 . 168
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 168
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 168 . 263
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 168 . 263 . 199
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	. 167 . 168 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	. 167 . 168 . 168 . 168 . 263 . 199 . 281 . 339 . 101
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102 39 40 41
H High Voltage Detect (HVD)	. 167 . 168 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102 39 40 41 38 37
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	, 279 . 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102
H High Voltage Detect (HVD)	. 167 . 168 . 168 . 263 . 199 . 281 . 339 . 101 . 102 35 37 37

0		ALRMDATESET (ALRMDATE Set)	
Oscillator Configuration	109	ALRMTIME (Alarm Time Value)	
Output Compare		ALRMTIMECLR (ALRMTIME Clear)	227
output compare		ALRMTIMEINV (ALRMTIME Invert)	
P		ALRMTIMESET (ALRMTIME Set)	
Packaging	319	BMXBOOTSZ (Boot Flash (IFM) Size	
Details		BMXCON (Bus Matrix Configuration)	87
Marking		BMXDKPBA (Data RAM Kernel Program	
Parallel Master Port (PMP)		Base Address)	88
PIC32 Family USB Interface Diagram		BMXDRMSZ (Data RAM Size Register)	9′
Pinout I/O Descriptions (table)		BMXDUDBA (Data RAM User Data Base Address)) 89
Power-on Reset (POR)	10	BMXDUPBA (Data RAM User Program	
and On-Chip Voltage Regulator	262	Base Address)	90
Power-Saving Features		BMXPFMSZ (Program Flash (PFM) Size)	
CPU Halted Methods		BMXPUPBA (Program Flash (PFM) User Program	
Operation		Base Address)	
with CPU Running		CHEACC (Cache Access)	
Prefetch Cache		CHECON (Cache Control)	
Prefetch Cache	119	CHEHIT (Cache Hit Statistics)	
R		CHELRU (Cache LRU)	
Reader Response	340	CHEMIS (Cache Miss Statistics)	
Real-Time Clock and Calendar (RTCC)		CHEMSK (Cache TAG Mask)	
Register Map	219	CHETAG (Cache TAG)	
ADC	5 2	CHEW0 (Cache Word 0)	
Bus Matrix		CHEW1 (Cache Word 1)	
Comparator		CHEW2 (Cache Word 2)	
Comparator Voltage Reference		CHEW3 (Cache Word 3)	
		CM1CON (Comparator 1 Control)	
CTMU		CMSTAT (Comparator Control Register)	
Device and Revision ID Summary		CNCONx (Change Notice Control for PORTx)	
Device Configuration Word Summary		CTMUCON (CTMU Control)	
DMA CDC		CVRCON (Comparator Voltage Reference Control)	
DMA CRC		DCHxCON (DMA Channel x Control)	
DMA Global		DCHxCPTR (DMA Channel x Cell Pointer)	
Flash Controller		DCHxCSIZ (DMA Channel x Cell-Size)	
I2C1 and I2C2		DCHxDAT (DMA Channel x Pattern Data)	
Input Capture 1-5		DCHxDPTR (Channel x Destination Pointer)	
Interrupt		DCHxDSA (DMA Channel x Destination	17
Output Compare1-5		Start Address)	120
Parallel Master Port		DCHxDSIZ (DMA Channel x Destination Size)	
Peripheral Pin Select Input		DCHxECON (DMA Channel x Event Control)	
Peripheral Pin Select Output		DCHxINT (DMA Channel x Interrupt Control)	
PORTA		DCHxSPTR (DMA Channel x Source Pointer)	
PORTB		•	
PORTC		DCHxSSA (DMA Channel x Source Start Address)	
PORTD		DCHxSSIZ (DMA Channel x Source Size)DCRCCON (DMA CRC Control)	
PORTE	,		
PORTF		DCRCDATA (DMA CRC Data)	
PORTG	,	DCRCXOR (DMA CRCXOR Enable)	
Prefetch		DEVCFG0 (Device Configuration Word 0	
RTCC		DEVCFG1 (Device Configuration Word 1	
SPI1 and SPI2		DEVCFG2 (Device Configuration Word 2	
System Control		DEVCFG3 (Device Configuration Word 3	
Timer1-5	45	DEVID (Device and Revision ID)	
UART1-5	49	DMAADDR (DMA Address)	
USB	84	DMAADDR (DMR Address)	
Registers		DMACON (DMA Controller Control)	
[pin name]R (Peripheral Pin Select Input)		DMASTAT (DMA Status)	
AD1CHS (ADC Input Select)	235	I2CxCON (I2C Control)	
AD1CON1 (A/D Control 1)		I2CxSTAT (I2C Status)	
AD1CON1 (ADC Control 1)	227, 231	ICxCON (Input Capture x Control)	
AD1CON2 (ADC Control 2)	233	IFSx (Interrupt Flag Status)	
AD1CON3 (ADC Control 3)		INTCON (Interrupt Control)	
AD1CSSL (ADC Input Scan Select)		INTSTAT (Interrupt Status)	
ALRMDATE (Alarm Date Value)		IPCx (Interrupt Priority Control)	
ALRMDATECLR (ALRMDATE Clear)		IPTMR Interrupt Proximity Timer)	105

NVMADDR (Flash Address)	95
NVMCON (Programming Control)	
NVMDATA (Flash Program Data)	
NVMKEY (Programming Unlock)	
NVMSRCADDR (Source Data Address)	96
OCxCON (Output Compare x Control)	
OSCCON (Oscillator Control)	
PFABT (Prefetch Cache Abort Statistics)	
PMADDR (Parallel Port Address)	
PMAEN (Parallel Port Pin Enable)	
PMCON (Parallel Port Control)	
PMMODE (Parallel Port Mode)	
PMSTAT (Parallel Port Status (Slave Modes Only)	
REFOCON (Reference Oscillator Control)	
REFOTRIM (Reference Oscillator Trim)	
RPnR (Peripheral Pin Select Output)	
RSWRST (Software Reset)	
RTCCON (RTC Control)	
RTCDATE (RTC Date Value)	
RTCTIME (RTC Time Value)	
SPIxCON (SPI Control)	
SPIxCON2 (SPI Control 2)	
SPIxSTAT (SPI Status)	
T1CON (Type A Timer Control)	
TxCON (Type B Timer Control)	. 183
U1ADDR (USB Address)	
U1BDTP1 (USB BDT Page 1)	. 162
U1BDTP2 (USB BDT Page 2)	. 163
U1BDTP3 (USB BDT Page 3)	. 163
U1CNFG1 (USB Configuration 1)	164
U1CON (USB Control)	
U1EIE (USB Error Interrupt Enable)	156
U1EIR (USB Error Interrupt Status)	154
U1EP0-U1EP15 (USB Endpoint Control)	
U1FRMH (USB Frame Number High)	
U1FRML (USB Frame Number Low)	
U1IE (USB Interrupt Enable)	153
U1IR (USB Interrupt)	
U1OTGCON (USB OTG Control)	
U1OTGIE (USB OTG Interrupt Enable)	
U10TGIR (USB OTG Interrupt Status)	
U1OTGSTAT (USB OTG Status)	
U1PWRC (USB Power Control)	
U1SOF (USB SOF Threshold)	
U1STAT (USB Status)	
U1TOK (USB Token)	
WDTCON (Watchdog Timer Control)	
, <u> </u>	
Resets	
Revision History	
RTCALRM (RTC ALARM Control)	. 222
S	
	104
Serial Peripheral Interface (SPI)	
	201

I	
Timer1 Module	177
Timer2/3, Timer4/5 Modules	181
Timing Diagrams	
10-Bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	306
10-Bit Analog-to-Digital Conversion (ASAM = 1,	
SSRC<2:0> = 111, SAMC<4:0> = 00001)	307
EJTAG	
External Clock	
I/O Characteristics	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
OCx/PWM	
Output Compare (OCx)	
Parallel Master Port Read	
Parallel Master Port Write	
Parallel Slave Port	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5 External Clock	288
UART Reception	210
UART Transmission (8-bit or 9-bit Data)	210
Timing Requirements	
CLKO and I/O	285
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	297
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	
U	
UART	205
USB On-The-Go (OTG)	
, ,	
V	
VCAP pin	262
Voltage Regulator (On-Chip)	262
w	
Watchdog Timer (WDT)	260
WWW Address	
WWW, On-Line Support	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
From	· Name	
	CompanyAddress	
	City / State / ZIP / Country	
		FAX: (
	cation (optional):	
Woul	d you like a reply?YN	
Devi	ce: PIC32MX330/350/370/430/450/470	Literature Number: DS60001185B
Ques	etions:	
1. V	Vhat are the best features of this document?	
_		
2. H	low does this document meet your hardware and softwa	are development needs?
3. E	Oo you find the organization of this document easy to fol	low? If not why?
0	to you mind the organization of the decomment eddy to for	ow . If not, why .
_		
4. V	What additions to the document do you think would enha	nce the structure and subject?
_		
5. V	What deletions from the document could be made without	at affecting the overall usefulness?
_		
6. I	s there any incorrect or misleading information (what an	d where)?
_		
7. H	low would you improve this document?	
_		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Example:

PIC32MX330F064H-80I/PT: General purpose PIC32, 32-bit RISC MCU, 64 KB program memory, 64-pin, Industrial temperature, TQFP package.

Flash Memory Family

MX = 32-bit RISC MCU core Architecture

3XX = General purpose microcontroller family **Product Groups**

4XX = General purpose microcontroller family

Flash Memory Family F = Flash program memory

Program Memory Size 064 = 6 4KB 128 = 128KB 256 = 256KB

512 = 512KB

Pin Count = 64-pin = 100-pin

Speed 80 = 80 MHz

Temperature Range = -40°C to +85°C (Industrial)

= -40°C to +105°C (V-Temp)

Package

PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack)
PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack)
PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack)
MR = 64-Lead (9x9x0.9 mm) QFN (Plastic Quad Flat)
TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)

Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) Pattern

ES = Engineering Sample

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-62077-154-9

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

http://www.microchip.com/

support Web Address:

Technical Support:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA

Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario,

Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12